

RM520N-GL

Hardware Design

5G Module Series

Version: 1.0.0

Date: 2022-03-22

Status: Preliminary



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: info@quectel.com

Or our local offices. For more information, please visit:

<http://www.quectel.com/support/sales.htm>.

For technical support, or to report documentation errors, please visit:

<http://www.quectel.com/support/technical.htm>.

Or email us at: support@quectel.com.

Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an “as available” basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

Use and Disclosure Restrictions

License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.

Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties ("third-party materials"). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel's or third-party's servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2022. All rights reserved.

Safety Information

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating the module. Manufacturers of the cellular terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals of the product. Otherwise, Quectel assumes no liability for customers' failure to comply with these precautions.



Full attention must be paid to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If there is an Airplane Mode, it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on an aircraft.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signal and cellular network cannot be guaranteed to connect in certain conditions, such as when the mobile bill is unpaid or the (U)SIM card is invalid. When emergency help is needed in such conditions, use emergency call if the device supports it. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength. In an emergency, the device with emergency call function cannot be used as the only contact method considering network connection cannot be guaranteed under all circumstances.



The cellular terminal or mobile contains a transceiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV sets, radios, computers or other electric equipment.



In locations with explosive or potentially explosive atmospheres, obey all posted signs and turn off wireless devices such as mobile phone or other cellular terminals. Areas with explosive or potentially explosive atmospheres include fuelling areas, below decks on boats, fuel or chemical transfer or storage facilities, and areas where the air contains chemicals or particles such as grain, dust or metal powders.

About the Document

Revision History

Version	Date	Author	Description
-	2021-11-25	Wynna SHU/ Simon WANG	Creation of the document
1.0.0	2021-03-22	Juriyi XIE/ Wynna SHU/ Simon WANG	Preliminary

Contents

Safety Information.....	3
About the Document.....	4
Contents	5
Table Index.....	8
Figure Index	10
1 Introduction	11
1.1. Introduction	11
1.2. Reference Standard	11
1.3. Special Mark	12
2 Product Concept	16
2.1. General Description	16
2.2. Key Features.....	17
2.3. Evaluation Board.....	19
2.4. Functional Diagram	20
2.5. Pin Assignment	21
2.6. Pin Description	22
3 Operating Characteristics	27
3.1. Operating Modes.....	27
3.1.1. Sleep Mode	27
3.1.2. Airplane Mode	29
3.2. Communication Interface with a Host	29
3.3. Power Supply	30
3.3.1. Decrease Voltage Drop.....	30
3.3.2. Reference Design for Power Supply.....	31
3.3.3. Monitor the Power Supply.....	32
3.4. Turn on.....	32
3.5. Turn off	34
3.6. Reset.....	35
4 Application Interfaces	39
4.1. (U)SIM Interface.....	39
4.1.1. Pin definition of (U)SIM	39
4.1.2. (U)SIM Hot-Plug.....	40
4.1.3. Normally Closed (U)SIM Card Connector.....	41
4.1.4. Normally Open (U)SIM Card Connector	42
4.1.5. (U)SIM Card Connector Without Hot-Plug.....	42
4.1.6. (U)SIM2 Card Compatible Design	43
4.1.7. (U)SIM Design Notices.....	44
4.2. USB Interface	44
4.3. PCIe Interface	46

4.3.1.	PCIe Operating Mode	46
4.3.2.	Pin Definition of PCIe	47
4.3.3.	Reference Design for PCIe	48
4.4.	Control and Indication Interfaces	50
4.4.1.	W_DISABLE1#.....	50
4.4.2.	W_DISABLE2#*	51
4.4.3.	LED_WWAN#.....	52
4.4.4.	WAKE_ON_WAN#.....	52
4.4.5.	DPR*	53
4.5.	Cellular/WLAN COEX Interface*	54
4.6.	Antenna Tuner Control Interface	54
4.7.	Configuration Pins.....	55
5	RF Characteristics	56
5.1.	Cellular Antenna Interfaces.....	56
5.1.1.	Pin Definition	56
5.1.2.	Rx Sensitivity.....	57
5.1.3.	Tx Power	60
5.2.	GNSS Antenna Interface	60
5.2.1.	General Description	60
5.2.2.	GNSS Frequency	60
5.2.3.	GNSS Performance	61
5.3.	Antenna Connectors	62
5.3.1.	Antenna Connector Size	62
5.3.2.	Antenna Connector Location	63
5.3.3.	Antenna Connector Installation.....	63
5.3.4.	Recommended RF Connector Installation.....	65
5.3.4.1.	Assemble Coaxial Cable Plug Manually	65
5.3.4.2.	Assemble Coaxial Cable Plug with Jig	66
5.3.5.	Recommended Manufacturers of RF Connector and Cable	67
5.4.	Antenna Requirements	67
6	Electrical Characteristics and Reliability	68
6.1.	Power Supply Requirements	68
6.2.	Power Consumption.....	68
6.3.	Digital I/O Characteristic	70
6.4.	Electrostatic Discharge	71
6.5.	Thermal Dissipation	72
6.6.	Absolute Maximum Ratings	73
6.7.	Operating and Storage Temperatures.....	74
6.8.	Notification	74
6.8.1.	Coating	74
6.8.2.	Cleaning	74
7	Mechanical Dimensions and Packaging	75
7.1.	Mechanical Dimensions	75

7.2.	Top and Bottom Views	76
7.3.	M.2 Connector.....	76
7.4.	Packaging	77
7.4.1.	Blister Tray	77
7.4.2.	Packaging Process	78
8	Appendix A References.....	79
9	Appendix B Operating Frequency.....	82

Table Index

Table 1: Special Mark.....	12
Table 2: Frequency Bands & MIMO & GNSS Systems.....	16
Table 3: Key Features of RM520N-GL	17
Table 4: Definition of I/O Parameters.....	22
Table 5: Pin Description	22
Table 6: Overview of Operating Modes	27
Table 7: Definition of VCC and GND Pins	30
Table 8: Definition of FULL_CARD_POWER_OFF#.....	32
Table 9: Trun-on Timing of the Module.....	34
Table 10: Turn-off Timing of the Module through FULL_CARD_POWER_OFF#.....	35
Table 11: Definition of RESET# Pin.....	36
Table 12: Reset Timing of the Module's Warm Reset.....	37
Table 13: Reset Timing of the Module's Hard Reset.....	38
Table 14: Pin Definition of (U)SIM Interface	39
Table 15: Pin Definition of USB Interface	44
Table 16: USB Trace Length Inside the Module.....	46
Table 17: Pin Definition of PCIe Interface.....	47
Table 18: PCIe Trace Length Inside the Module	49
Table 19: Pin Definition of Control and Indication Interfaces.....	50
Table 20: RF Function Status	50
Table 21: GNSS Function Status.....	51
Table 22: Network Status Indications of LED_WWAN#	52
Table 23: State of the WAKE_ON_WAN#	52
Table 24: Function of the DPR Signal.....	53
Table 25: Pin Definition of COEX Interface	54
Table 26: Pin Definition of Antenna Tuner Control Interface	54
Table 27: Configuration Pins List of M.2 Specification	55
Table 28: Configuration Pins of the Module.....	55
Table 29: RM520N-GL Pin Definition of Antenna Interfaces.....	56
Table 30: RM520N-GL Conducted Receiving Sensitivity (Unit: dBm).....	57
Table 31: Cellular Output Power	60
Table 32: GNSS Frequency	60
Table 33: GNSS Performance	61
Table 34: Major Specifications of the RF Connector	62
Table 35: Antenna Requirements	67
Table 36: Power Supply Requirements	68
Table 37: Averaged Current Consumption	68
Table 38: Logic Levels of 1.8 V Digital I/O.....	70
Table 39: Logic Levels of 3.3 V Digital I/O.....	70
Table 40: (U)SIM 1.8 V I/O Requirements.....	70
Table 41: (U)SIM 3.0V I/O Requirements.....	71

Table 42: Electrostatic Discharge Characteristics (Temperature: 25 °C, Humidity: 40 %)	71
Table 43: Absolute Maximum Ratings	73
Table 44: Operating and Storage Temperatures	74
Table 45: Related Documents	79
Table 46: Terms and Abbreviations	79
Table 47: Operating Frequencies (5G)	82
Table 48: Operating Frequencies (2G + 3G + 4G)	84

Figure Index

Figure 1: Functional Diagram.....	20
Figure 2: Pin Assignment.....	21
Figure 3: DRX Run Time and Current Consumption in Sleep Mode.....	28
Figure 4: Sleep Mode Application with USB Remote Wakeup.....	28
Figure 5: Power Supply Limits during Radio Transmission.....	30
Figure 6: Reference Circuit for VCC.....	31
Figure 7: Reference Circuit for Power Supply.....	31
Figure 8: Turn on the Module with a Host GPIO.....	33
Figure 9: Turn-on Timing of the Module.....	33
Figure 10: Turn-off Timing through FULL_CARD_POWER_OFF#.....	35
Figure 11: Reference Circuit of RESET# with NPN Driver Circuit.....	36
Figure 12: Reference Circuit of RESET# with a Button.....	36
Figure 13: Reset Timing of the Module's Warm Reset.....	37
Figure 14: Reset Timing of the Module's Hard Reset.....	38
Figure 15: Reference Circuit for Normally Closed (U)SIM Card Connector.....	41
Figure 16: Reference Circuit for Normally Open (U)SIM Card Connector.....	42
Figure 17: Reference Circuit for a 6-Pin (U)SIM Card Connector.....	43
Figure 18: Recommended Compatible Design for (U)SIM2 Interface.....	43
Figure 19: Reference Circuit of USB 3.1 & 2.0 Interface.....	45
Figure 20: PCIe Interface Reference Circuit.....	48
Figure 21: W_DISABLE1# and W_DISABLE2# Reference Circuit.....	51
Figure 22: LED_WWAN# Reference Circuit.....	52
Figure 23: WAKE_ON_WAN# Signal Reference Circuit.....	53
Figure 24: Recommended Circuit of Configuration Pins.....	55
Figure 25: RF Connector Dimensions (Unit: mm).....	62
Figure 26: RM520N-GL Antenna Connectors.....	63
Figure 27: Specifications of Mating Plugs Using Ø 0.81 mm Coaxial Cables.....	64
Figure 28: Connection Between RF Connector and Mating Plug Using Ø 0.81 mm Coaxial Cable.....	64
Figure 29: Connection Between RF Connector and Mating Plug Using Ø 1.13 mm Coaxial Cable.....	65
Figure 30: Plug in a Coaxial Cable Plug.....	65
Figure 31: Pull out a Coaxial Cable Plug.....	66
Figure 32: Install the Coaxial Cable Plug with A Jig.....	66
Figure 33: Thermal Dissipation Area Inside and on Bottom Side of the Module.....	72
Figure 34: Placement and Fixing of the Heatsink.....	73
Figure 35: Mechanical Dimensions of the Module (Unit: mm).....	75
Figure 36: RM520N-GL Top and Bottom Views.....	76
Figure 37: Blister Tray Dimension Drawing.....	77
Figure 38: Packaging Process.....	78

1 Introduction

1.1. Introduction

The document introduces RM520N-GL module and describes its air interface and hardware interfaces which are connected to your applications.

This document helps you quickly understand the interface specifications, electrical and mechanical details, as well as other related information of the module. To facilitate its application in different fields, reference design is also provided for reference. Associated with application notes and user guides, customers can use the module to design and set up mobile applications easily. You can also view the RM520N-GL reference design to understand the module hardware architecture.

1.2. Reference Standard

The module complies with the following standards:

- *PCI Express M.2 Specification Revision 4.0, Version 1.0*
- *PCI Express Base Specification Revision 4.0*
- *Universal Serial Bus 3.1 Specification*
- *ISO/IEC 7816-3*
- *MIPI Alliance Specification for RF Front-End Control Interface version 2.0*
- *3GPP TS 27.007 and 3GPP TS 27.005*

1.3. Special Mark

Table 1: Special Mark

Mark	Definition
*	Unless otherwise specified, when an asterisk (*) is used after a function, feature, interface, pin name, AT command, or argument, it indicates that the function, feature, interface, pin, AT command, or argument is under development and currently not supported; and the asterisk (*) after a model indicates that the sample of the model is currently unavailable.

Hereby, [Quectel Wireless Solutions Co., Ltd.] declares that the radio equipment type [RM520N-GL] is in



compliance with Directive 2014/53/EU.

The full text of the EU declaration of conformity is available at the following internet address:
<http://www.quectel.com>



The device could be used with a separation distance of 20cm to the human body.

Product Marketing Name: Quectel RM520N-GL

FCC Certification Requirements.

According to the definition of mobile and fixed device is described in Part 2.1091(b), this device is a mobile device.

And the following conditions must be met:

1. This Modular Approval is limited to OEM installation for mobile and fixed applications only. The antenna installation and operating configurations of this transmitter, including any applicable source-based timeaveraging duty factor, antenna gain and cable loss must satisfy MPE categorical Exclusion Requirements of 2.1091.
2. The EUT is a mobile device; maintain at least a 20 cm separation between the EUT and the user's body and must not transmit simultaneously with any other antenna or transmitter.
3. A label with the following statements must be attached to the host end product: This device contains FCC ID: XMR2022RM520NGL
4. To comply with FCC regulations limiting both maximum RF output power and human exposure to RF radiation, maximum antenna gain (including cable loss) must not exceed:

radiation, maximum antenna gain (including cable loss) must not exceed: Operating Band	FCC Max Antenna Gain (dBi)	IC Max Antenna Gain (dBi)
WCDMA B2	8.00	8.00
WCDMA B4	5.00	5.00
WCDMA B5	9.42	6.13
LTE B2/CA_2C/n2	8.00	8.00
LTE B4	5.00	5.00
LTE B5/CA_5B/n5	9.41	6.12
LTE B7/CA_7C/n7	8.00	8.00
LTE B12/n12	8.70	5.64
LTE B13/n13	9.16	5.96
LTE B14/n14	9.23	6.00
LTE B17	8.74	5.66
LTE B25/n25	8.00	8.00
LTE B26/n26(814-824)	9.36	NA
LTE B26/n26(824-849)	9.41	6.12
LTE B30/n30	-1.02	-1.02
LTE B38/n38/CA_38C	5.00	5.00
LTE B48/n48/CA_48C	-2.00	2.00
LTE B41/CA_41C/n41	5.00	5.00
LTE B42/42C(3450-3550)	2.00	0
LTE B43(3700-3800)	2.00	-2
LTE B66/n66	5.00	5.00
NR Band n70	5.00	NA
LTE B71/n71	8.48	5.49
NR Band n77	2.00	1.00
NR Band n78	2.00	1.00

5. This module must not transmit simultaneously with any other antenna or transmitter

6. The host end product must include a user manual that clearly defines operating requirements and conditions that must be observed to ensure compliance with current FCC RF exposure guidelines.

For portable devices, in addition to the conditions 3 through 6 described above, a separate approval is required to satisfy the SAR requirements of FCC Part 2.1093

If the device is used for other equipment that separate approval is required for all other operating configurations, including portable configurations with respect to 2.1093 and different antenna configurations.

For this device, OEM integrators must be provided with labeling instructions of finished products.

Please refer to KDB784748 D01 v07, section 8. Page 6/7 last two paragraphs:

A certified modular has the option to use a permanently affixed label, or an electronic label. For a permanently affixed label, the module must be labeled with an FCC ID - Section 2.926 (see 2.2

Certification (labeling requirements) above). The OEM manual must provide clear instructions explaining to the OEM the labeling requirements, options and OEM user manual instructions that are required (see next paragraph).

For a host using a certified modular with a standard fixed label, if (1) the module's FCC ID is not visible when installed in the host, or (2) if the host is marketed so that end users do not have straightforward commonly used methods for access to remove the module so that the FCC ID of the module is visible; then an additional permanent label referring to the enclosed module: "Contains Transmitter Module FCC ID: XMR2022RM520NGL" or "Contains FCC ID: XMR2022RM520NGL" must be used. The host OEM user manual must also contain clear instructions on how end users can find and/or access the module and the FCC ID.

The final host / module combination may also need to be evaluated against the FCC Part 15B criteria for unintentional radiators in order to be properly authorized for operation as a Part 15 digital device.

The user's manual or instruction manual for an intentional or unintentional radiator shall caution the user that changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment. In cases where the manual is provided only in a form other than paper, such as on a computer disk or over the Internet, the information required by this section may be included in the manual in that alternative form, provided the user can reasonably be expected to have the capability to access information in that form.

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the manufacturer could void the user's authority to operate the equipment.

To ensure compliance with all non-transmitter functions the host manufacturer is responsible for ensuring compliance with the module(s) installed and fully operational. For example, if a host was previously authorized as an unintentional radiator under the Supplier's Declaration of Conformity procedure without a transmitter certified module and a module is added, the host manufacturer is responsible for ensuring that after the module is installed and operational the host continues to be compliant with the Part 15B unintentional radiator requirements.

Manual Information To the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as shown in this manual.

IC Statement

IRSS-GEN

"This device complies with Industry Canada's licence-exempt RSSs. Operation is subject to the following two conditions: (1) This device may not cause interference; and (2) This device must accept any interference, including interference that may cause undesired operation of the device." or "Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes :

1) l'appareil ne doit pas produire de brouillage; 2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement."

Déclaration sur l'exposition aux rayonnements RF

L'autre utilisé pour l'émetteur doit être installé pour fournir une distance de séparation d'au moins 20 cm

de toutes les personnes et ne doit pas être colocalisé ou fonctionner conjointement avec une autre antenne ou un autre émetteur.

The host product shall be properly labeled to identify the modules within the host product.

The Innovation, Science and Economic Development Canada certification label of a module shall be clearly visible at all times when installed in the host product; otherwise, the host product must be labeled to display the Innovation, Science and Economic Development Canada certification number for the module, preceded by the word “Contains” or similar wording expressing the same meaning, as follows: “Contains IC: 10224A-022RM520NGL” or “where: 10224A-022RM520NGL is the module’s certification number”.

Le produit hôte doit être correctement étiqueté pour identifier les modules dans le produit hôte.

L'étiquette de certification d'Innovation, Sciences et Développement économique Canada d'un module doit être clairement visible en tout temps lorsqu'il est installé dans le produit hôte; sinon, le produit hôte doit porter une étiquette indiquant le numéro de certification d'Innovation, Sciences et Développement économique Canada pour le module, précédé du mot «Contient» ou d'un libellé semblable exprimant la même signification, comme suit:

"Contient IC: 10224A-022RM520NGL " ou "où: 10224A-022RM520NGL est le numéro de certification du module".

2 Product Concept

2.1. General Description

RM520N-GL is a 5G NR/LTE-FDD/LTE-TDD/WCDMA wireless communication module with receive diversity. It provides data connectivity on 5G NR SA and NSA, LTE-FDD, LTE-TDD, DC-HSDPA, HSPA+, HSDPA, HSUPA and WCDMA networks. RM520N-GL is standard M.2 Key-B WWAN module. For more details, see *PCI Express M.2 Specification Revision 4.0, Version 1.0*

RM520N-GL supports embedded operating systems such as Windows, Linux and Android, and also provides GNSS and voice* functionality to meet specific application demands.

RM520N-GL is an industrial-grade module for industrial and commercial applications only.

The following table shows the frequency bands, MIMO and GNSS systems supported by the module.

Table 2: Frequency Bands & MIMO & GNSS Systems

Mode	Frequency Bands
5G NR SA	n1/n2/n3/n5/n7/n8/n12/n13/n14/n18/n20/n25/n26/n28/n29/n30/n38/n40/n41/n48/n66/n70/n71/n75/n76/n77/n78/n79 DL 4 × 4 MIMO: n1/n2/n3/n7/n25/n30/n66/n38/n40/n41/n48/n70/n77/n78/n79 UL 2 × 2 MIMO: n38/n41/n48/n77/n78/n79
5G NR NSA	n1/n2/n3/n5/n7/n8/n12/n13/n14/n18/n20/n25/n26/n28/n29/n30/n38/n40/n41/n48/n66/n70/n71/n75/n76/n77/n78/n79 DL 4 × 4 MIMO: n1/n2/n3/n7/n25/n30/n66/n38/n40/n41/n48/n70/n77/n78/n79
LTE-FDD	FDD: B1/B2/B3/B4/B5/B7/B8/B12/B13/B14/B17/B18/B19/B20/B25/B26/B28/B29/B30/B32/B66/B71 TDD: B34/B38/B39/B40/B41/B42/B43/B46(LAA)/B48 DL 4 × 4 MIMO: B1/B2/B3/B4/B7/B25/B30/B38/B40/B41/B42/B43/B48/B66
WCDMA	B1/B2/B4/B5/B8/B19
GNSS	GPS/GLONASS/BDS/Galileo/QZSS

The module can be applied to the following fields:

- Rugged tablet PC and laptop computer
- Remote monitor system
- Smart metering system
- Wireless CPE
- Smart TV
- Outdoor live devices
- Wireless router and switch
- Other wireless terminal devices

2.2. Key Features

Table 3: Key Features of RM520N-GL

Feature	Details
Function Interface	PCI Express M.2 Interface
Power Supply	● Supply voltage: 3.135–4.4 V ● Typical supply voltage: 3.7 V
(U)SIM Interface	● Compliant with <i>ISO/IEC 7816-3</i>, ETSI and IMT-2000 ● Supported (U)SIM card: Class B (3.0 V) and Class C (1.8 V) ● (U)SIM1 and (U)SIM2 interfaces ● Dual SIM Single Standby
eSIM	eSIM function is optional
USB Interface	● Compliant with USB 3.1 Gen2 and USB 2.0 specifications ● Maximum transmission rates: – USB 3.1 Gen2: 10 Gbps – USB 2.0: 480 Mbps ● Used for AT command communication, data transmission, firmware upgrade (USB 2.0 only), software debugging, GNSS NMEA sentence output and voice over USB* ● Supported USB serial drivers: – Windows 7/8/8.1/10, – Linux 2.6–5.15 – Android 4.x–12.x
PCIe Interface	● Complaint with PCIe Gen 4 ● PCIe × 1 lane, supporting up to 16 Gbps ● Used for AT command communication, data transmission, firmware upgrade, software debugging, GNSS NMEA sentence output

Transmitting Power	● 5G NR bands: Class 3 (23 dBm $\pm$2 dB) ● 5G NR n38/n40/n41/n77/n78/n79 bands HPUE: Class 2 (26 dBm +2/-3 dB) ● LTE bands: Class 3 (23 dBm $\pm$2 dB) ● LTE B38/B41/B42/B43 bands HPUE ¹: Class 2 (26 dBm $\pm$2 dB) ● WCDMA bands: Class 3 (24 dBm +1/-3 dB)
5G NR Features	● Supports 3GPP Rel-16 ● Supported modulations: - Uplink: $\pi/2$-BPSK, QPSK, 16QAM, 64QAM and 256QAM - Downlink: QPSK, 16QAM, 64QAM and 256QAM ● Supports SCS 15 kHz ² and 30 kHz ² ● Supports SA ³ and NSA ³ operation modes on all the 5G band ● Supports Option 3x, 3a, 3 and Option 2 ● Max. transmission data rates ⁴: - NSA: 3.2 Gbps (DL)/525/550 ⁵ Mbps (UL) - SA: 2.4 Gbps (DL)/ 900 Mbps (UL)
LTE Features	● Supports 3GPP Rel-16 ● LTE Category: - DL Cat 19/ UL Cat 18 ● Supported modulations: - Uplink: QPSK, 16QAM and 64QAM and 256QAM - Downlink: QPSK, 16QAM and 64QAM and 256QAM ● Supports 1.4/3/5/10/15/20 MHz RF bandwidth ● Max. transmission data rates ⁴: - LTE: 1.6 Gbps (DL)/ 200 Mbps (UL)
UMTS Features	● Supports 3GPP Rel-9 DC-HSDPA, HSPA +, HSDPA, HSUPA and WCDMA ● Supports QPSK, 16QAM and 64QAM modulation ● Max. transmission data rates ⁴: - DC-HSDPA: 42 Mbps (DL) - HSUPA: 5.76 Mbps (UL) - WCDMA: 384 kbps (DL)/ 384 kbps (UL)
Rx-diversity	● Supports 5G NR/LTE/WCDMA Rx-diversity
GNSS Features	● Protocol: <i>NMEA 0183</i> ● Data Update Rate: 1 Hz
Antenna Interfaces	● ANT0, ANT1, ANT2, and ANT3
AT Commands	● Compliant with <i>3GPP TS 27.007</i> and <i>3GPP TS 27.005</i> ● Quectel enhanced AT commands

¹ HPUE is only for single carrier.

² 5G NR FDD bands only support 15 kHz SCS, and NR TDD bands only support 30 kHz SCS.

³ See **document [1]** for bandwidth supported by each frequency band in the NSA and SA modes.

⁴ The maximum rates are theoretical and the actual values refer to the network configuration.

⁵ 525 Mbps is the typical value; while 550 Mbps is the theoretical data rate when the UL 256QAM of both LTE and 5G NR are enabled (LTEUL 256QAM in EN-DC is disabled by default and has not been deployed by operators, and it is not fully tested).

Internet Protocol Features	● Supports NITZ, PING and QMI protocols ● Supports PAP and CHAP for PPP connections
Firmware Upgrade	● USB 2.0 interface ● PCIe interface ● (D)FOTA (support A/B system)
SMS	● Text and PDU modes ● Point-to-point MO and MT ● SMS cell broadcast ● SMS storage: ME by default
Physical Characteristics	● M.2 Key-B ● Size: 30.0 mm × 52.0 mm × 2.3 mm ● Weight: approx. 8.7 g
Temperature Range	● Operating temperature range: -30 °C to +75 °C ⁶ ● Extended temperature range: -40 °C to +85 °C ⁷ ● Storage temperature range: -40 °C to +90°C
RoHS	All hardware components are fully compliant with EU RoHS directive

2.3. Evaluation Board

To help you develop applications conveniently with the module, Quectel supplies an evaluation board (5G-M2 EVB), a USB to RS-232 converter cable, a USB type-C cable, antennas, and other peripherals to control or test the module. For more details, see **document [2]**.

⁶ To meet this operating temperature range, you need to ensure effective thermal dissipation, for example, by adding passive or active heatsinks, heat pipes, vapor chambers, etc. Within this range, the module can meet 3GPP specifications.

⁷ To meet this extended temperature range, you need to ensure effective thermal dissipation, for example, by adding passive or active heatsinks, heat pipes, vapor chambers, etc. Within this range, the module remains the ability to establish and maintain functions such as voice*, SMS, emergency call*, etc., without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as P_{out}, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.

2.4. Functional Diagram

The following figure shows a block diagram of RM520N-GL.

- Power management
- Baseband
- LPDDR4X SDRAM + NAND Flash
- Radio frequency
- M.2 Key-B interface




Figure 1: Functional Diagram

2.5. Pin Assignment

The following figure shows the pin assignment of the module.




Figure 2: Pin Assignment

NOTE

1. Pin 68 is to be multiplexed into AP2SDX_STATUS.
2. Pin 64 is to be multiplexed into SDX2AP_STATUS.
3. Pin 62 is to be multiplexed into SDX2AP_E911_STATUS.

2.6. Pin Description

Table 4: Definition of I/O Parameters

Type	Description
AI	Analog Input
AO	Analog Output
AIO	Analog Input/Output
DI	Digital Input
DO	Digital Output
DIO	Digital Input/Output
OD	Open Drain
PI	Power Input
PO	Power Output
PU	Pull Up
PD	Pull Down

The following table shows the pin definition and description of the module.

Table 5: Pin Description

Pin No.	Pin Name	I/O	Description	DC Characteristic	Comment
1	CONFIG_3	DO	Not connected internally		
2	VCC	PI	Power supply for the module	Vmin = 3.135 V Vnom = 3.7 V Vmax = 4.4 V	
3	GND		Ground		
4	VCC	PI	Power supply for the module	Vmin = 3.135 V Vnom = 3.7 V Vmax = 4.4 V	

5	GND		Ground		
6	FULL_CARD_POWER_OFF#	DI, PD	Turn on/off the module. High level: Turn on Low level: Turn off	$V_{IHmax} = 4.4\text{ V}$ $V_{IHmin} = 1.19\text{ V}$ $V_{ILmax} = 0.2\text{ V}$	Internally pulled down with a 100 k Ω resistor.
7	USB_DP	AIO	USB differential data (+)		
8	W_DISABLE1#	DI	Airplane mode control. Active LOW	1.8/3.3 V	
9	USB_DM	AIO	USB differential data (-)		
10	LED_WWAN#	OD	RF status indication LED. Active LOW	VCC	
11	GND		Ground		
12	Notch		Notch		
13	Notch		Notch		
14	Notch		Notch		
15	Notch		Notch		
16	Notch		Notch		
17	Notch		Notch		
18	Notch		Notch		
19	Notch		Notch		
20	RESERVED				
21	CONFIG_0	DO	Not connected internally		
22	RESERVED				
23	WAKE_ON_WAN#	OD	Wake up the host. Active LOW	1.8/3.3 V	
24	VDDIO_1V8	PO	Power supply for Antenna tuner	1.8 V	Maximum output current: 50 mA
25	DPR*	DI, PU	Dynamic power reduction. High level by default.	1.8 V	
26	W_DISABLE2#*	DI	GNSS control. Active LOW	1.8/3.3 V	

27	GND		Ground	
28	RESERVED			
29	USB_SS_TX_M	AO	USB 3.1 super-speed transmit (-)	
30	USIM1_RST	DO, PD	(U)SIM1 card reset	USIM1_VDD 1.8/3.0 V
31	USB_SS_TX_P	AO	USB 3.1 super-speed transmit (+)	
32	USIM1_CLK	DO, PD	(U)SIM1 card clock	USIM1_VDD 1.8/3.0 V
33	GND		Ground	
34	USIM1_DATA	DIO, PU	(U)SIM1 card data	USIM1_VDD 1.8/3.0 V
35	USB_SS_RX_M	AI	USB 3.1 super-speed receive (-)	
36	USIM1_VDD	PO	Power supply for (U)SIM1 card	USIM1_VDD 1.8/3.0 V
37	USB_SS_RX_P	AI	USB 3.1 super-speed receive (+)	
38	WLAN_TX_EN*	DI	Notification from WLAN to SDR while transmitting	1.8 V
39	GND		Ground	
40	USIM2_DET ⁸	DI, PD	(U)SIM2 card hot-plug detect	1.8 V
41	PCIE_TX_M	AO	PCIe transmit (-)	
42	USIM2_DATA	DIO, PU	(U)SIM2 card data	USIM2_VDD 1.8/3.0 V
43	PCIE_TX_P	AO	PCIe transmit (+)	
44	USIM2_CLK	DO, PD	(U)SIM2 clock	USIM2_VDD 1.8/3.0 V
45	GND		Ground	
46	USIM2_RST	DO, PD	(U)SIM card reset	USIM2_VDD 1.8/3.0 V

⁸ This pin is pulled LOW by default, and will be internally pulled up to 1.8 V by software configuration only when (U)SIM hot-plug is enabled by **AT+QSIMDET**.

47	PCIE_RX_M	AI	PCIe receive (-)	
48	USIM2_VDD	PO	(U)SIM card power supply	USIM2_VDD 1.8/3.0V
49	PCIE_RX_P	AI	PCIe receive (+)	
50	PCIE_RST_N	DI ⁹	PCIe reset. Active LOW	1.8/3.3 V
51	GND		Ground	
52	PCIE_CLKREQ_N	OD ⁹	PCIe clock request Active LOW	1.8/3.3 V
53	PCIE_REFCLK_M	AIO	PCIe reference clock (-)	
54	PCIE_WAKE_N	OD ⁹	PCIe wake up Active LOW	1.8/3.3 V
55	PCIE_REFCLK_P	AIO	PCIe reference clock (+)	
56	RFFE_CLK ^{10*}	DO, PD	Used for external MIPI IC control	1.8 V
57	GND		Ground	
58	RFFE_DATA ^{10*}	DIO, PD	Used for external MIPI IC control	1.8 V
59	RESERVED			
60	N79_TX_EN*	DO	Notification from SDR to WLAN when n79 transmitting	1.8 V
61	RESERVED			
62	COEX_RXD* ¹¹	DI, PD	5G/LTE and WLAN coexistence receive	1.8 V
63	RESERVED			
64	COEX_TXD* ¹¹	DO, PD	5G/LTE and WLAN coexistence transmit	1.8 V
65	RESERVED			
66	USIM1_DET	DI, PU	(U)SIM1 card hot-plug detect	1.8 V

⁹ PCIE_RST_N behaves as DI in PCIe EP mode, and as OD in PCIe RC mode. PCIE_CLKREQ_N and PCIE_WAKE_N behave as OD in PCIe EP mode, and as DI in PCIe RC mode. PCIe EP mode is configured by default.

¹⁰ If this function is required, please contact Quectel for more details

¹¹ Please note that COEX_RXD and COEX_TXD cannot be used as general UART ports.

67	RESET#	DI, PU	Reset the module. Active LOW	1.8 V	Internally pulled up to 1.8 V
68	RESERVED				
69	CONFIG_1	DO	Connected to GND internally		
70	VCC	PI	Power supply for the module	Vmin = 3.135 V Vnom = 3.7 V Vmax = 4.4 V	
71	GND		Ground		
72	VCC	PI	Power supply for the module	Vmin = 3.135 V Vnom = 3.7 V Vmax = 4.4 V	
73	GND		Ground		
74	VCC	PI	Power supply for the module	Vmin = 3.135 V Vnom = 3.7 V Vmax = 4.4 V	
75	CONFIG_2	DO	Not connected internally		

NOTE

Keep all RESERVED and unused pins open.

3 Operating Characteristics

3.1. Operating Modes

The table below briefly summarizes the various operating modes of RM520N-GL.

Table 6: Overview of Operating Modes

Mode	Details
Normal Operation Mode	Idle Software is active. The module has registered on the network, and it is ready to send and receive data.
	Data Network connected. In this mode, the power consumption is decided by network setting and data transfer rate.
Minimum Functionality Mode	AT+CFUN=0 command sets the module to a minimum functionality mode without removing the power supply. In this mode, both RF function and (U)SIM card are invalid.
Airplane Mode	AT+CFUN=4 command or driving W_DISABLE1# pin LOW will set the module to airplane mode. In this mode, the RF function is invalid.
Sleep Mode	When AT+QSCLK=1 command is executed and the host's USB bus enters suspend mode, the module will enter sleep mode. The module keeps receiving paging messages, SMS, voice calls* and TCP/UDP data from the network with its current consumption reducing to the minimal level.
Power Down Mode	In this mode, the power management unit shuts down the power supply. Software is inactive, all application interfaces are inaccessible, and the operating voltage (connected to VCC) remains applied.

3.1.1. Sleep Mode

DRX of the module is able to reduce the current consumption to a minimum value during the sleep mode, and DRX cycle index values are broadcasted by the wireless network. The figure below shows the relationship between the DRX run time and the current consumption in sleep mode. The longer the DRX cycle is, the lower the current consumption will be.




Figure 3: DRX Run Time and Current Consumption in Sleep Mode

The following part of this section presents the power saving procedure and sleep mode of the module.

If the host supports USB suspend/resume and remote wakeup function, the following two conditions must be met to make the module enter sleep mode.

- **AT+QSCLK=1** command is executed.
- The module's USB interface enters suspend state.

The following figure shows the connection between the module and the host.




Figure 4: Sleep Mode Application with USB Remote Wakeup

The module and the host will wake up in the following conditions:

- Sending data to the module through USB will wake up the module.
- When the module has a URC to report, it will send remote wake-up signals via USB bus to wake up the host.

3.1.2. Airplane Mode

The module provides a W_DISABLE1# pin to disable or enable airplane mode through hardware operation. See **Chapter 0** for more details.

3.2. Communication Interface with a Host

The module supports to communicate through both USB and PCIe interfaces, respectively referring to the USB mode and the PCIe mode as described below:

USB Mode

- Supports all USB 2.0/3.1 features
- Supports MBIM/QMI/QRTR/AT over USB interface
- Communication can be switched to PCIe mode by AT command

USB is the default communication interface between the module and the host. To use PCIe interface for the communication between a host, an AT command under USB mode can be used. For more details about the AT command, see **document [3]**.

It is suggested that USB 2.0 interface be reserved for firmware upgrade.

USB-AT-based PCIe Mode

- Supports MBIM/QMI/QRTR over PCIe interface
- Supports AT over USB interface
- Communication can be switched back to USB mode by AT command

When the module works at the USB-AT-based (switched from USB mode by AT command) PCIe mode, it supports MBIM/QMI/QRTR/AT, and can be switched back to USB mode by AT command.

For USB-AT-based PCIe mode, the firmware upgrade via PCIe interface is not supported, so USB 2.0 interface must be reserved for the firmware upgrade.

eFuse-based PCIe Mode

- Supports MBIM/QMI/QRTR/AT over PCIe interface
- Supports Non-X86 systems and X86 system (supports BIOS PCIe early initial)

RM520N-GL can also be reprogrammed to PCIe mode based on eFuse. If switched to PCIe mode by burnt eFuse, the communication cannot be switched back to USB mode.

Note that if the host does not support firmware upgrade through PCIe, the firmware can be upgraded by the 5G-M2 EVB, which could be connected to PC with a USB type-B cable. For more details, see [document \[2\]](#).

3.3. Power Supply

The following table shows pin definition of VCC pins and ground pins.

Table 7: Definition of VCC and GND Pins

Pin	Pin Name	I/O	Description	DC Characteristics
2, 4, 70, 72, 74	VCC	PI	Power supply	3.135–4.4 V 3.7 V typical DC supply
3, 5, 11, 27, 33, 39, 45, 51, 57, 71, 73	GND		Ground	

3.3.1. Decrease Voltage Drop

The power supply range of the module is from 3.135 V to 4.4 V. Please ensure that the input voltage will never drop below 3.135 V, otherwise the module will be powered off automatically. The voltage ripple of the input power supply should be less than 100 mV, and when 3.3 V power supply is applied, as shown by the following figure




Figure 5: Power Supply Limits during Radio Transmission

Ensure the continuous current capability of the power supply is 3.0 A. To decrease the voltage drop, two bypass capacitors of 220 μ F with low ESR should be used, and a multi-layer ceramic chip capacitor (MLCC) array should also be used due to its ultra-low ESR. It is recommended to use ceramic capacitors (100 nF, 6.8 nF, 220 pF, 68 pF, 15 pF, 9.1 pF, 4.7 pF) for composing the MLCC array, and place these capacitors close to VCC pins. The width of VCC trace should be no less than 2.5 mm. In principle, the longer the VCC trace is, the wider it should be.

In addition, to guarantee stability of the power supply, it is recommended to use a TVS with working peak reverse voltage of 5 V.




Figure 6: Reference Circuit for VCC

3.3.2. Reference Design for Power Supply

Power design is critical as the module's performance largely depends on its power source. If the voltage difference between the input and output is not too big, it is suggested that an LDO is used when supplying power for the module. If there is a big voltage difference between the input source and the desired output (VCC = 3.7 V Typ.), a buck DC-DC converter is preferred.

The following figure shows a reference design for +5.0 V input power source based on a DC-DC converter. The typical output of the power supply is about 3.7 V and the maximum load current is 3.0 A.




Figure 7: Reference Circuit for Power Supply

NOTE

To avoid damages to the internal flash, DON'T cut off the power supply before the module is completely turned off by pulling down FULL_CARD_POWER_OFF# pin for more than 900 ms, and DON'T cut off power supply directly when the module is working.

3.3.3. Monitor the Power Supply

AT+CBC command can be used to monitor the voltage value of VCC.

3.4. Turn on


FULL_CARD_POWER_OFF# is used to turn on/off the module or reset the module through hardware reset. This input signal is 3.3 V tolerant and can be driven by either 1.8 V or 3.3 V GPIO. And it has internally pulled down with a 100 kΩ resistor.

Table 8: Definition of FULL_CARD_POWER_OFF#

Pin No.	Pin Name	I/O	Description	DC Characteristics	Comment
6	FULL_CARD_POWER_OFF#	DI, PD	Turn on/off the module. High level: Turn on Low level: Turn off	$V_{IHmax} = 4.4\text{ V}$ $V_{IHmin} = 1.19\text{ V}$ $V_{ILmax} = 0.2\text{ V}$	Pull down with a 100 kΩ resistor.

When FULL_CARD_POWER_OFF# is de-asserted (driven high, $\geq 1.19\text{ V}$), the module will turn on


It is recommended to use a host GPIO to control FULL_CARD_POWER_OFF#. A simple reference circuit is illustrated in the following figure.



NOTE: The voltage of pin 6 should be no less than 1.19 V when it is at HIGH level.

Figure 8: Turn on the Module with a Host GPIO

The timing of turn-on scenario is illustrated by the following figure.



NOTE: When the module is in USB mode, please ignore the PCIe related signals and their timing parameters in the figure.

Figure 9: Turn-on Timing of the Module

Table 9: Trun-on Timing of the Module

Symbol	Min.	Typ.	Max.	Comment
T _{VCC-FCPO#}	100ms	-	-	System turn-on time depending on the host.
T _{FCPO#-CLKREQ#}	-	100 ms	-	The time when the module requests the PCIe clock from the host.
T _{FCPO#-PERST#}	100 ms	-	-	The time when the host GPIO controls the module to exit the PERST# state.
T _{REFCLK-PERST#}	100 μ s	-	-	The time period during which REFCLK_P/M is stable before PCIE_RST_N is inactive.
T _{PERST#-RST#}	-	-	390 ms	The time when the host GPIO controls the module to exit the reset state in advance. For the host GPIO, the time is the maximum time that is allowed, while for the module's RESET# pin, it is the minimum time that is allowed. The time will continue to be updated.

3.5. Turn off


For the design that turns on the module with a host GPIO, when the power is supplied to VCC, driving FULL_CARD_POWER_OFF# pin LOW (≤ 0.2 V) or tri-stating the pin will turn off the module. Sending the command **AT+CFUN=0** is necessary before shutting down the module.

Following is the proper shutdown handshaking process for FULL_CARD_POWER_OFF#, which complies with the M.2 specification. Only after this process is completed, can the module successfully shutdown.

1. The host sends **AT+CFUN=0** to the module.
2. The module responds OK to the host after finishing all the essential shutdown tasks.
3. If the host receives ERROR, it should try again for **AT+CFUN=0** until OK is received to carry on the power off sequence.

For details about the command, see *document [3]*.

The timing of turning-off scenario is illustrated by the following figure.



NOTE:

When the module is in USB mode, please ignore the PCIe related signals and their timing parameters in the figure.

Figure 10: Turn-off Timing through FULL_CARD_POWER_OFF#

Table 10: Turn-off Timing of the Module through FULL_CARD_POWER_OFF#

Symbol	Min.	Typ.	Max.	Comment
$T_{PERST\#-RESET\#}$	-	100 ms	-	Time from host pulling down PCIE_RST_N to pulling down RESET#
$T_{RESET\#-FCPO\#}$	0 ms	100 ms	-	Time from host pulling down RESET# to pulling down FULL_CARD_POWER_OFF#
$T_{FCPO\#}$	900 ms	-	-	Time from the host pulling down the FULL_CARD_POWER_OFF# to the module shutdown. Ensure that the module has been powered off completely

3.6. Reset

RESET# is an active LOW signal (1.8 V logic level). When this pin is active, the module will immediately enter reset condition.

Please note that triggering the RESET# signal will lead to loss of all data in the module and removal of system drivers. It will also disconnect the modem from the network.

Table 11: Definition of RESET# Pin

Pin No.	Pin Name	I/O	Description	DC Characteristics	Comment
67	RESET#	DI, PU	Reset the module. Active LOW	1.8 V	Internally pulled up to 1.8 V.

The module can be reset by pulling down the RESET# . An open collector/drain driver or a button can be used to control RESET#.






Figure 11: Reference Circuit of RESET# with NPN Driver Circuit



NOTE: The capacitor C1 is recommended to be less than 47 pF.

Figure 12: Reference Circuit of RESET# with a Button

Figure below illustrates the timing of the module's warm reset when only the reset signal is pulled low. In this reset mode, the power of the module will not be turned off. The timing is recommended for module's reset with a button.



NOTE:

When the module is in USB mode, please ignore the PCIe related signals and their timing parameters in the figure.

Figure 13: Reset Timing of the Module's Warm Reset

Table 12: Reset Timing of the Module's Warm Reset

Symbol	Min.	Typ.	Max.	Comment
$T_{RST\#}$	200 ms	400 ms	-	Reset baseband chip IC only

If your design is for the complete hardware reset of the module, then refer to the sequence diagram as below. The following timing is recommended for module's reset with NPN driver circuit. Sending the command **AT+CFUN=0** is necessary before reset the module.




Figure 14: Reset Timing of the Module's Hard Reset

Table 13: Reset Timing of the Module's Hard Reset

Symbol	Min.	Typ.	Max.	Comment
$T_{PERST\#-RESET\#}$	-	100 ms	-	Time from host pulling down PCIE_RST_N to pulling down RESET#.
$T_{RST\#-FCPO\#}$	0 ms	100 ms	-	Time from host pulling down RESET# to pulling down FULL_CARD_POWER_OFF#.
$T_{FCPO\#}$	900 ms	-	-	Module hardware Reset. Ensure that the module has been powered off completely.
$T_{FCPO\#-CLKREQ\#}$	-	100 ms	-	The time when the module requests the PCIe clock from the host.
$T_{FCPO\#-PERST\#}$	100 ms	-	-	The time when the host GPIO controls the module to exit the PERST# state.
$T_{REFCLK-PERST\#}$	100 μ s	-	-	The time period during which REFCLK_P/M is stable before PCIE_RST_N is inactive.
$T_{PERST\#-RST\#}$	-	-	390 ms	The time when the host GPIO controls the module to exit the reset state in advance. For the host GPIO, the time is the maximum time that is allowed, while for the module's RESET# pin, it is the minimum time that is allowed. The time will continue to be updated.

4 Application Interfaces

The physical connections and signal levels of the module comply with the PCI Express M.2 specification. This chapter mainly describes the definition and application of the following interfaces/pins of the module:

- (U)SIM interfaces
- USB interface
- PCIe interface
- Control and indication interfaces
- Cellular/WLAN COEX interface*
- Antenna tuner control interface
- Configuration pins

4.1. (U)SIM Interface

The (U)SIM interface circuitry meets *ISO/IEC 7816-3*, ETSI and IMT-2000 requirements. Both Class B (3.0 V) and Class C (1.8 V) (U)SIM cards are supported.

4.1.1. Pin definition of (U)SIM

RM520N-GL has two (U)SIM interfaces, and supports dual SIM single standby.

Table 14: Pin Definition of (U)SIM Interface

Pin No.	Pin Name	I/O	Description	DC Characteristics
36	USIM1_VDD	PO	Power supply for (U)SIM1 card	USIM1_VDD 1.8/3.0 V
34	USIM1_DATA	DIO, PU	(U)SIM1 card data	USIM1_VDD 1.8/3.0 V
32	USIM1_CLK	DO, PD	(U)SIM1 card clock	USIM1_VDD 1.8/3.0 V
30	USIM1_RST	DO, PD	(U)SIM1 card reset	USIM1_VDD 1.8/3.0 V
66	USIM1_DET	DI, PU	(U)SIM1 card hot-plug detect	1.8 V

48	USIM2_VDD	PO	Power supply for (U)SIM2 card	USIM2_VDD 1.8/3.0V
42	USIM2_DATA	DIO, PU	(U)SIM2 card data	USIM2_VDD 1.8/3.0 V
44	USIM2_CLK	DO, PD	(U)SIM2 card clock	USIM2_VDD 1.8/3.0 V
46	USIM2_RST	DO, PD	(U)SIM card reset	USIM2_VDD 1.8/3.0 V
40	USIM2_DET	DI, PD	(U)SIM2 card hot-plug detect	1.8 V

4.1.2. (U)SIM Hot-Plug

The module supports (U)SIM card hot-plug via the USIM_DET pin. (U)SIM card is detected by USIM_DET interrupt. USIM1_DET hot-plug is enabled by default, while USIM2_DET hot-plug is disabled by default.

The following command can enable or disable (U)SIM card hot-plug function. The level of (U)SIM card detection pin should also be set when the (U)SIM card is inserted.

AT+QSIMDET (U)SIM Card Detection	
Test Command AT+QSIMDET=?	Response +QSIMDET: (list of supported <enable>s),(list of supported <insert_level>s) OK
Read Command AT+QSIMDET?	Response +QSIMDET: <enable>,<insert_level> OK
Write Command AT+QSIMDET=<enable>,<insert_level>	Response OK If there is any error: ERROR
Maximum Response Time	300 ms
Characteristics	The command takes effect after the module is restarted. The configuration will be saved automatically.

Parameter

<enable>	Integer type. Enable or disable (U)SIM card detection.
	0 Disable <u>1</u> Enable
<insert_level>	Integer type. The level of (U)SIM detection pin when a (U)SIM card is inserted.
	0 Low level <u>1</u> High level

NOTE


- Hot-plug function is invalid if the configured value of <insert_level> is inconsistent with hardware design.
- Hot-plug function takes effect after the module is restarted.
- The underlined value is the default parameter value.
- USIM1_DET hot-plug is enabled by default, while USIM2_DET hot-plug is disabled by default.

4.1.3. Normally Closed (U)SIM Card Connector

With a normally closed (U)SIM card connector, USIM_DET pin is shorted to ground when there is no (U)SIM card inserted. (U)SIM card detection by high level is applicable to this type of connector. Once (U)SIM hot-plug is enabled by executing **AT+QSIMDET=1,1**, a (U)SIM card insertion will drive USIM_DET from low to high level, and the removal of it will drive USIM_DET from high to low level.

- When the (U)SIM is absent, CD is shorted to ground and USIM_DET is at low level.
- When the (U)SIM is present, CD is open from ground and USIM_DET is at high level.

The following figure shows a reference design for (U)SIM interface with a normally closed (U)SIM card connector.



NOTE: All these resistors, capacitors and TVS should be close to (U)SIM card connector in PCB layout.


Figure 15: Reference Circuit for Normally Closed (U)SIM Card Connector

4.1.4. Normally Open (U)SIM Card Connector

With a normally open (U)SIM card connector, CD1 and CD2 of the connector are disconnected when there is no (U)SIM card inserted. (U)SIM card detection by low level is applicable to this type of connector. Once (U)SIM hot-plug is enabled by executing **AT+QSIMDET=1,0**, a (U)SIM card insertion will drive USIM_DET from high to low level, and the removal of it will drive USIM_DET from low to high level.

- When the (U)SIM is absent, CD1 is open from CD2 and USIM_DET is at high level.
- When the (U)SIM is present, CD1 is pull down to ground and USIM_DET is at low level.

The following figure shows a reference design for (U)SIM interface with a normally open (NO) (U)SIM card connector.




NOTE: All these resistors, capacitors and TVS should be close to (U)SIM card connector in PCB layout.

Figure 16: Reference Circuit for Normally Open (U)SIM Card Connector

4.1.5. (U)SIM Card Connector Without Hot-Plug

If (U)SIM card hot-plug is not needed, please keep USIM_DET unconnected. A reference circuit for (U)SIM card interface with a 6-pin (U)SIM card connector is illustrated by the following figure.




NOTE: All these resistors, capacitors and TVS should be close to (U)SIM card connector in PCB layout.

Figure 17: Reference Circuit for a 6-Pin (U)SIM Card Connector

4.1.6. (U)SIM2 Card Compatible Design

It should be noted that when the (U)SIM2 interface is used for an external (U)SIM card, the circuits are the same as those of (U)SIM1 interface. When the (U)SIM2 interface is used for the optional internal eSIM card, pins 40, 42, 44, 46 and 48 of the modules must be kept open.

A recommended compatible design for the (U)SIM2 interface is shown below.



NOTE:

The five 0 Ω resistors must be placed close to the module, and all other components should be placed close to (U)SIM card connector in PCB layout.

Figure 18: Recommended Compatible Design for (U)SIM2 Interface

4.1.7. (U)SIM Design Notices

To enhance the reliability and availability of the (U)SIM card in applications, please follow the criteria below in (U)SIM circuit design.

- Place the (U)SIM card connector as close to the module as possible, (U)SIM card related resistance and capacitance and ESD devices should be placed close to the card connector. Keep the trace length less than 200 mm.
- Keep (U)SIM card signals away from RF and VCC traces.
- Ensure the ground between the module and the (U)SIM card connector is short and wide. Keep the trace width of ground and USIM_VDD no less than 0.5 mm to maintain the same electric potential.
- To avoid cross-talk between USIM_DATA and USIM_CLK, keep them away from each other and shield them with surrounded ground.
- To offer better ESD protection, add a TVS array of which the parasitic capacitance should be not higher than 10 pF. Add 22 Ω resistors in series between the module and the (U)SIM card connector to suppress EMI such as spurious transmission, and to enhance ESD protection. The 10 pF capacitors are used to filter out RF interference.
- For USIM1_DATA, a 10–20 k Ω pull-up resistor must be added near the (U)SIM card connector.

4.2. USB Interface

The module provides one integrated Universal Serial Bus (USB) interface which complies with the USB 3.1 Gen2 & USB 2.0 specifications and supports super speed (10 Gbps) on USB 3.1 and high speed (480 Mbps) and full speed (12 Mbps) modes on USB 2.0. The USB interface is used for AT command communication, data transmission, GNSS NMEA sentence output, software debugging, firmware upgrade (USB 2.0 only) and voice over USB*.

Please note that only USB 2.0 can be used for firmware upgrade currently.

Table 15: Pin Definition of USB Interface

Pin No.	Pin Name	I/O	Description	Comment
7	USB_DP	AIO	USB differential data (+)	Require differential impedance of 90 Ω
9	USB_DM	AIO	USB differential data (-)	
29	USB_SS_TX_M	AO	USB 3.1 super-speed transmit (-)	
31	USB_SS_TX_P	AO	USB 3.1 super-speed transmit (+)	
35	USB_SS_RX_M	AI	USB 3.1 super-speed receive (-)	

37 USB_SS_RX_P AI USB 3.1 super-speed receive (+)

For more details about the USB 3.1 Gen2 & 2.0 specifications, please visit <http://www.usb.org/home>.

The USB 2.0 interface is recommended to be reserved for firmware upgrade in designs. The following figure shows a reference circuit of USB 3.1 & 2.0 interface.




Figure 19: Reference Circuit of USB 3.1 & 2.0 Interface

AC coupling capacitors C3 and C4 must be placed close to the host and close to each other. C1 and C2 have been integrated inside the module, so do not place these two capacitors on your schematic and PCB. To ensure the signal integrity of USB 2.0 data traces, R1, R2, R3 and R4 must be placed close to the module, and the stubs must be minimized in PCB layout.

You should follow the principles below when designing for the USB interface to meet USB 3.1 Gen2 and USB 2.0 specifications:

- Route the USB signal traces as differential pairs with ground surrounded. The impedance of differential trace of USB 2.0 and USB 3.1 are 90 Ω.
- For USB 2.0 signal traces, the trace length should be less than 225 mm, and the differential data pair matching should be less than 2 mm. For USB 3.1 signal traces, length matching of each differential data pair (Tx/Rx) should be less than 0.7 mm, while the matching between Tx and Rx should be less than 10 mm.
- Do not route signal traces under crystals, oscillators, magnetic devices, PCIe and RF signal traces. Route the USB differential traces in inner-layer of the PCB, and surround the traces with ground on that layer and with ground planes above and below.
- Junction capacitance of the ESD protection device might cause influences on USB data traces, so

you should pay attention to the selection of the device. Typically, the stray capacitance should be less than 1.0 pF for USB 2.0, and less than 0.15 pF for USB 3.1.

- Keep the ESD protection devices as close to the USB connector as possible.
- If possible, reserve 0 Ω resistors on USB_DP and USB_DM traces respectively.

Table 16: USB Trace Length Inside the Module

Signal	Pin No.	Length (mm)	Length Difference (mm)
USB_DP	7	19.4405	0.0204
USB_DM	9	19.4201	
USB_SS_RX_P	37	11.9704	0.1443
USB_SS_RX_M	35	11.8261	
USB_SS_TX_P	31	8.3323	0.2789
USB_SS_TX_M	29	8.0534	

4.3. PCIe Interface

The module provides one integrated PCIe (Peripheral Component Interconnect Express) interface.

- *PCI Express Base Specification Revision 4.0* compliant
- Data rate up to 16 Gbps

4.3.1. PCIe Operating Mode

The module supports endpoint (EP) mode and root complex (RC) mode, and EP mode is configured by default. In EP mode, the module is configured as a PCIe EP device. In RC mode, the module is configured as a PCIe root complex.

AT+QCFG="pcie/mode" is used to set PCIe RC/EP mode.

AT+QCFG="pcie/mode" Set PCIe RC/EP Mode

Write Command

AT+QCFG="pcie/mode"[,<mode>]

Response

If the optional parameter is omitted, query the current setting:
+QCFG: "pcie/mode",<mode>

OK

	If the optional parameter is specified, set PCIe RC/EP mode: OK If there is any error: ERROR
Maximum Response Time	300 ms
Characteristics	The command takes effect after the module is restarted. The configuration will be saved automatically.

Parameter

<mode>	Integer type. Set PCIe RC or EP mode.
<u>0</u>	PCIe EP mode.
1	PCIe RC mode.

NOTE

1. The underlined value is the default parameter value.
2. For more details about the command, see **document [3]**.

4.3.2. Pin Definition of PCIe

The following table shows the pin definition of PCIe interface.


Table 17: Pin Definition of PCIe Interface

Pin No.	Pin Name	I/O	Description	Comment
55	PCIE_REFCLK_P	AIO	PCIe reference clock (+)	100 MHz.
53	PCIE_REFCLK_M	AIO	PCIe reference clock (-)	Require differential impedance of 85 Ω
49	PCIE_RX_P	AI	PCIe receive (+)	Require differential impedance of 85 Ω
47	PCIE_RX_M	AI	PCIe receive (-)	
43	PCIE_TX_P	AO	PCIe transmit (+)	Require differential impedance

41	PCIE_TX_M	AO	PCIe transmit (-)	of 85 Ω
50	PCIE_RST_N	DI ¹²	PCIe reset Active LOW	1.8/3.3 V
52	PCIE_CLKREQ_N	OD ¹²	PCIe clock request Active LOW	1.8/3.3 V
54	PCIE_WAKE_N	OD ¹²	PCIe wake up Active LOW	1.8/3.3 V

4.3.3. Reference Design for PCIe

The following figure shows a reference circuit for the PCIe interface.



NOTE: The voltage level VCC_IO_HOST of these three signals depend on the host side due to open drain.

Figure 20: PCIe Interface Reference Circuit

To ensure the signal integrity of PCIe interface, AC coupling capacitors C3 and C4 should be placed close to the host on PCB. C1 and C2 have been integrated inside the module, so do not place these two

¹² PCIE_RST_N behaves as DI in PCIe EP mode, and as OD in PCIe RC mode. PCIE_CLKREQ_N and PCIE_WAKE_N behave as OD in PCIe EP mode, and as DI in PCIe RC mode. PCIe EP mode is configured by default.

capacitors on your schematic and PCB.

The following principles of PCIe interface design should be complied with to meet PCIe specification.

- Keep the PCIe data and control signals away from sensitive circuits and signals, such as RF, audio, crystal, and oscillator signals.
- Add a capacitor in series on Tx/Rx traces to prevent any DC bias.
- Keep the maximum trace length less than 200 mm.
- Keep the length matching of each differential data pair (Tx/Rx) less than 0.7 mm for PCIe routing traces.
- Keep the differential impedance of PCIe data trace as $85\ \Omega \pm 10\%$.
- You must not route PCIe data traces under components or cross them with other traces.
- It is recommended to use a push-pull GPIO to output low level that approaches to 0 V rather than using a pull-down resistor to get low level voltage. Otherwise, voltage division may be formed with the pull-up resistor integrated inside the module, resulting in an uncertain 0 V voltage that could furtherly lead to unpredictable problems.

Table 18: PCIe Trace Length Inside the Module

Signal	Pin No.	Length (mm)	Length Difference (mm)
PCIE_REFCLK_P	55	12.068	0.0335
PCIE_REFCLK_M	53	12.0345	
PCIE_TX_P	43	5.095	0.1467
PCIE_TX_M	41	4.9483	
PCIE_RX_P	49	12.0239	0.0405
PCIE_RX_M	47	11.9834	

4.4. Control and Indication Interfaces

The following table shows the pin definition of control and indication pins.

Table 19: Pin Definition of Control and Indication Interfaces

Pin No.	Pin Name	I/O	Description	DC Characteristics
8	W_DISABLE1#	DI	Airplane mode control Pulled up by default Active LOW	1.8/3.3 V
26	W_DISABLE2#*	DI	GNSS control Pulled up by default Active LOW	1.8/3.3 V
10	LED_WWAN#	OD	RF status indication LED Active LOW.	VCC
23	WAKE_ON_WAN#	OD	Wake up the host Active LOW	1.8/3.3 V
25	DPR*	DI, PU	Dynamic power reduction High level by default	1.8 V

4.4.1. W_DISABLE1#

The module provides a W_DISABLE1# pin to disable or enable airplane mode through hardware operation. W_DISABLE1# is pulled up by default. Driving it LOW will set the module to airplane mode. In airplane mode, the RF function will be disabled.

The RF function can also be enabled or disabled through AT commands. The following table shows the AT command and corresponding RF function status of the module.

Table 20: RF Function Status

W_DISABLE1# Level	AT Commands	RF Function Status
High Level	AT+CFUN=1	Enabled
	AT+CFUN=0	Disabled
	AT+CFUN=4	
Low Level	AT+CFUN=0	Disabled
	AT+CFUN=1	
	AT+CFUN=4	


4.4.2. W_DISABLE2#*

The module provides a W_DISABLE2# pin to disable or enable the GNSS function. The W_DISABLE2# pin is pulled up by default. Driving it LOW will disable the GNSS function. The combination of W_DISABLE2# pin and AT commands can control the GNSS function.

Table 21: GNSS Function Status

W_DISABLE2# Level	AT Commands	GNSS Function Status
High Level	AT+QGPS=1	Enabled
High Level	AT+QGSEND	Disabled
Low Level	AT+QGPS=1	Disabled
Low Level	AT+QGSEND	

A simple voltage level shifter based on diodes is used on W_DISABLE1# pin and W_DISABLE2# pin which are pulled up to a 1.8 V voltage in the module, as shown in the following figure. So, the control signals (GPIO) of the host device could be at 1.8 V or 3.3 V voltage level. W_DISABLE1# and W_DISABLE2# are active LOW signals, and a reference circuit is shown as below.



NOTE: The voltage level of VCC_IO_HOST could be 1.8 V or 3.3 V typically.

Figure 21: W_DISABLE1# and W_DISABLE2# Reference Circuit

4.4.3. LED_WWAN#

The LED_WWAN# signal is used to indicate RF status of the module, and its sink current is up to 10 mA.

To reduce current consumption of the LED, a current-limited resistor must be placed in series with the LED, as illustrated in the figure below. The LED is ON when the LED_WWAN# signal is at low level.




Figure 22: LED_WWAN# Reference Circuit

Table 22: Network Status Indications of LED_WWAN#

LED_WWAN# Level	Description
Low Level (LED ON)	RF function is turned on
High Level (LED OFF)	RF function is turned off if any of the following occurs: ● The (U)SIM card is not powered. ● W_DISABLE1# is at low level (airplane mode enabled). ● AT+CFUN=4 (RF function disabled).

4.4.4. WAKE_ON_WAN#


The WAKE_ON_WAN# is an open drain pin, which requires a pull-up resistor on the host. When a URC returns, a 1 s low level pulse signal will be outputted to wake up the host.

Table 23: State of the WAKE_ON_WAN#

WAKE_ON_WAN# State	Module Operation Status
Outputs a one-second pulse signal at low level	Call/SMS/Data is incoming (to wake up the host)

Always at high level

Idle/Sleep



NOTE:

The voltage level on VCC_IO_HOST depends on the host side due to the open drain in pin 23.

Figure 23: WAKE_ON_WAN# Signal Reference Circuit

4.4.5. DPR*

The module provides the DPR (Dynamic Power Reduction) pin for body SAR (Specific Absorption Rate) detection. The signal is sent from the proximity sensor of the host system to the module to provide an input trigger, which will reduce the output power in radio transmission.

Table 24: Function of the DPR Signal

DPR Level	Function
High/Floating	NO max. transmitting power backoff
Low	Max. transmitting power backoff by AT+QCFG="sarcfg"

NOTE

See **document [3]** for more details about **AT+QCFG="sarcfg"** command.

4.5. Cellular/WLAN COEX Interface*

The module provides the cellular/WLAN COEX interface, the following table shows the pin definition of this interface.

Table 25: Pin Definition of COEX Interface

Pin No.	Pin Name	I/O	Description	DC Characteristics
60	N79_TX_EN	DO	Notification from SDR to WLAN when n79 transmitting	1.8 V
38	WLAN_TX_EN	DI	Notification from WLAN to SDR when WLAN transmitting	1.8 V
62	COEX_RXD ¹³	DI, PD	5G/LTE and WLAN coexistence receive	1.8 V
64	COEX_TXD ¹³	DO, PD	5G/LTE and WLAN coexistence transmit	1.8 V

4.6. Antenna Tuner Control Interface

RFFE interface are used for antenna tuner control and should be routed to an appropriate antenna control circuit. More details about the interface will be added in the future version of this document.

Table 26: Pin Definition of Antenna Tuner Control Interface

Pin No.	Pin Name	I/O	Description	DC Characteristics
56	RFFE_CLK*	DO, PD	Used for external MIPI IC control	1.8 V
58	RFFE_DATA*	DIO, PD		1.8 V
24	VDDIO_1V8	PO	Power supply for Antenna tuner	1.8 V Max. output current: 50 mA

NOTE

If RFFE function is required, please contact Quectel for more details.

¹³ Please note that COEX_RXD and COEX_TXD cannot be used as general UART ports.

4.7. Configuration Pins

The module provides four configuration pins, which are defined as below.


Table 27: Configuration Pins List of M.2 Specification

CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)	Module Type and Main Host Interface	Port Configuration
NC	GND	NC	NC	Quectel defined	2

Table 28: Configuration Pins of the Module

Pin No.	Pin Name	I/O	Description
21	CONFIG_0	DO	Not connected internally
69	CONFIG_1	DO	Connected to GND internally
75	CONFIG_2	DO	Not connected internally
1	CONFIG_3	DO	Not connected internally

The following figure shows a reference circuit of these four pins.



NOTE: The voltage level of VCC_IO_HOST depends on the host side and could be 1.8 V or 3.3 V.

Figure 24: Recommended Circuit of Configuration Pins

5 RF Characteristics

This chapter mainly describes RF characteristics of the module.

5.1. Cellular Antenna Interfaces

5.1.1. Pin Definition

The pin definition of antenna interfaces is shown below.

Table 29: RM520N-GL Pin Definition of Antenna Interfaces

Pin Name	I/O	Description	Comment
ANT0	AIO	Antenna 0 interface: 5G NR: - Refarmed: LB TX0 /PRX & MHB TX0 ¹⁴ /PRX & UHB TX1/DRX - n41 TX0/PRX - n77/n78/n79 TX1/DRX LTE: LB TX0/PRX & MHB TX0 ¹⁴ /PRX & UHB TX1/DRX WCDMA: LMB TRX	
		Antenna 1 interface: 5G NR: - Refarmed: MHB PRX MIMO & UHB PRX MIMO - n41 PRX MIMO - n77/n78/n79 PRX MIMO LTE: MHB PRX MIMO & UHB PRX MIMO & LAA PRX GNSS: L5	LB: 617–960 MHz MHB: 1452-2690 MHz UHB: 3400–3800 MHz n77/n78: 3300-4200 MHz n79: 4400–5000 MHz LAA: 5150-5925 MHz
ANT2	AIO	Antenna 2 interface: 5G NR: - Refarmed: MHB TX1 ¹⁴ / DRX MIMO &UHB TX0/PRX - n41 TX1/DRX MIMO - n77/n78/n79 TX0/PRX	

¹⁴ MHB TRX1 will be active when supporting Sub 2.6 GHz EN-DC.

LTE: MHB TX1 ¹⁴/DRX MIMO & UHB TX0/PRX

Antenna 3 interface:

5G NR:

- Refarmed: LB TX1 / DRX & MHB DRX & UHB DRX MIMO
- n41 DRX
- n77/n78/n79 DRX MIMO

LTE: LB TX1/DRX & MHB DRX & UHB DRX MIMO & LAA DRX

WCDMA: LMB DRX

GNSS: L1

5.1.2. Rx Sensitivity

Table 30: RM520N-GL Conducted Receiving Sensitivity (Unit: dBm)

Mode	Frequency	Primary	Diversity	SIMO ¹⁵	3GPP (SIMO)
WCDMA	WCDMA B1	TBD	TBD	TBD	-106.7 dBm
	WCDMA B2	TBD	TBD	TBD	-104.7 dBm
	WCDMA B4	TBD	TBD	TBD	-106.7 dBm
	WCDMA B5	TBD	TBD	TBD	-104.7 dBm
	WCDMA B8	TBD	TBD	TBD	-103.7 dBm
	WCDMA B19	TBD	TBD	TBD	-104.7 dBm
LTE	LTE-FDD B1 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-FDD B2 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
	LTE-FDD B3 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
	LTE-FDD B4 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-FDD B5 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
	LTE-FDD B7 (10 MHz)	TBD	TBD	TBD	-94.3 dBm

¹⁵ SIMO is a smart antenna technology that uses a single antenna at the transmitter side and two antennas at the receiver side, which improves Rx performance.

	LTE-FDD B8 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
	LTE-FDD B12(B17) (10 MHz)	TBD	TBD	TBD	-93.3 dBm
	LTE-FDD B13 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
	LTE-FDD B14 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
	LTE-FDD B18 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-FDD B19 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-FDD B20 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
	LTE-FDD B25 (10 MHz)	TBD	TBD	TBD	-92.8 dBm
	LTE-FDD B26 (10 MHz)	TBD	TBD	TBD	-93.8 dBm
	LTE-FDD B28 (10 MHz)	TBD	TBD	TBD	-94.8 dBm
	LTE-FDD B30 (10 MHz)	TBD	TBD	TBD	-95.3 dBm
	LTE-FDD B32 (10 MHz)	TBD	TBD	TBD	-95.3 dBm
	LTE-TDD B34 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-TDD B38 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-TDD B39 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-TDD B40 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-TDD B41 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
	LTE-TDD B42 (10 MHz)	TBD	TBD	TBD	-95 dBm
	LTE-TDD B43 (10 MHz)	TBD	TBD	TBD	-95 dBm
	LTE-TDD B48 (10 MHz)	TBD	TBD	TBD	-95 dBm
	LTE-FDD B66 (10 MHz)	TBD	TBD	TBD	-96.5 dBm
	LTE-FDD B71 (10 MHz)	TBD	TBD	TBD	-94.2 dBm
5G NR	5G NR-FDD n1 (20 MHz)	TBD	TBD	TBD	-94.0 dBm
	5G NR-FDD n2 (20 MHz)	TBD	TBD	TBD	-92.0 dBm
	5G NR-FDD n3 (20 MHz)	TBD	TBD	TBD	-91.0 dBm

5G NR-FDD n5 (20 MHz)	TBD	TBD	TBD	-91 dBm
5G NR-FDD n7 (20 MHz)	TBD	TBD	TBD	-92.0 dBm
5G NR-FDD n8 (20 MHz)	TBD	TBD	TBD	-90.0dBm
5G NR-FDD n12 (15 MHz)	TBD	TBD	TBD	-84.0 dBm
5G NR-FDD n13 (15 MHz)	TBD	TBD	TBD	TBD
5G NR-FDD n14 (10 MHz)	TBD	TBD	TBD	-93.8 dBm
5G NR-FDD n18 (15 MHz)	TBD	TBD	TBD	TBD
5G NR-FDD n20 (20 MHz)	TBD	TBD	TBD	-90.0 dBm
5G NR-FDD n25 (20 MHz)	TBD	TBD	TBD	-90.5 dBm
5G NR-FDD n26 (20 MHz)	TBD	TBD	TBD	-87.6 dBm
5G NR-FDD n28 (20 MHz)	TBD	TBD	TBD	-91.0 dBm
5G NR-FDD n29 (10 MHz)	TBD	TBD	TBD	TBD
5G NR-FDD n30 (10 MHz)	TBD	TBD	TBD	-95.8 dBm
5G NR-TDD n38 (20 MHz)	TBD	TBD	TBD	-94.0 dBm
5G NR-TDD n40 (20 MHz)	TBD	TBD	TBD	-94.0 dBm
5G NR-TDD n41 (100 MHz)	TBD	TBD	TBD	-84.7 dBm
5G NR-FDD n48 (20 MHz)	TBD	TBD	TBD	-93.0 dBm
5G NR-FDD n66 (40 MHz)	TBD	TBD	TBD	-90.1 dBm
5G NR-FDD n70 (20 MHz)	TBD	TBD	TBD	-93.8 dBm
5G NR-FDD n71 (20 MHz)	TBD	TBD	TBD	-86.0 dBm
5G NR-FDD n75 (20 MHz)	TBD	TBD	TBD	TBD
5G NR-FDD n76 (5 MHz)	TBD	TBD	TBD	TBD
5G NR-TDD n77 (100 MHz)	TBD	TBD	TBD	-85.1 dBm
5G NR-TDD n78 (100 MHz)	TBD	TBD	TBD	-85.6 dBm
5G NR-TDD n79 (100 MHz)	TBD	TBD	TBD	-85.6 dBm

5.1.3. Tx Power

The following table shows the RF output power of the module.

Table 31: Cellular Output Power

Mode	Frequency	Max.	Min.
WCDMA	WCDMA bands	24 dBm +1/-3 dB (Class 3)	< -50 dBm
LTE	LTE bands	23 dBm $\pm$ 2 dB (Class 3)	< -40 dBm
	LTE HPUE bands (B38/B41/B42/B43)	26 dBm $\pm$ 2 dB (Class 2)	< -40 dBm
5G NR	5G NR bands	23 dBm $\pm$ 2 dB (Class 3)	< -40 dBm ¹⁶
	5G NR HUPE bands (n38/n40/n41/n77/n78/n79)	26 dBm +2/-3 dB (Class 2)	< -40 dBm ¹⁶

5.2. GNSS Antenna Interface

5.2.1. General Description

The module includes a fully integrated global navigation satellite system solution (GPS, GLONASS, BDS, Galileo and QZSS).

The module supports standard *NMEA-0183* protocol, and outputs NMEA sentences at 1 Hz data update rate via USB interface by default.

The GNSS engine is switched off by default. It has to be switched on via AT command.

5.2.2. GNSS Frequency

Table 32: GNSS Frequency

Bands	Type	Frequency	Unit
L1	GPS/Galileo/QZSS	1575.42 $\pm$ 1.023 (L1)	MHz
	Galileo	1575.42 $\pm$ 2.046 (E1)	MHz

¹⁶ For 5G NR TDD bands, the normative reference for this requirement is *TS 38.101-1 clause 6.3.1*.

	QZSS	1575.42 (L1)	MHz
	GLONASS	1597.5–1605.8	MHz
	BDS	1561.098 ±2.046	MHz
L5	GPS/Galileo/QZSS	1176.45 ±10.23 (GPS L5)	MHz

5.2.3. GNSS Performance

The following table shows GNSS performance of the module.

Table 33: GNSS Performance

Parameter	Description	Conditions	Typ.	Unit
Sensitivity	Cold start	Autonomous	TBD	dBm
	Reacquisition	Autonomous	TBD	dBm
	Tracking	Autonomous	TBD	dBm
TTFF	Cold start @ open sky	Autonomous	TBD	s
		XTRA enabled	TBD	s
	Warm start @ open sky	Autonomous	TBD	s
		XTRA enabled	TBD	s
	Hot start @ open sky	Autonomous	TBD	s
		XTRA enabled	TBD	s
Accuracy	CEP-50	Autonomous @ open sky	TBD	m

NOTE

1. Tracking sensitivity: the minimum GNSS signal power at which the module can maintain lock (keep positioning for at least 3 minutes continuously).
2. Reacquisition sensitivity: the minimum GNSS signal power required for the module to maintain lock within 3 minutes after loss of lock.
3. Acquisition sensitivity: the minimum GNSS signal power at which the module can fix position successfully within 3 minutes after executing cold start command.

5.3. Antenna Connectors

5.3.1. Antenna Connector Size

RM520N-GL are mounted with standard 2 mm × 2 mm receptacle antenna connectors for convenient antenna connection. The antenna connector's PN is IPEX 20579-001E, and the connector dimensions are illustrated as below:




Figure 25: RF Connector Dimensions (Unit: mm)

Table 34: Major Specifications of the RF Connector

Item	Specification
Nominal Frequency Range	DC to 6 GHz
Nominal Impedance	50 Ω
Temperature Rating	-40 °C to +85 °C
Voltage Standing Wave Ratio (VSWR)	Meet the requirements of: Max 1.3 (DC–3 GHz) Max 1.4 (3–6 GHz)

5.3.2. Antenna Connector Location

RM520N-GL has four antenna connectors each: ANT0, ANT1, ANT2 and ANT3, which are shown as below.



Figure 26: RM520N-GL Antenna Connectors

5.3.3. Antenna Connector Installation

The receptacle RF connector used in conjunction with the module will accept two types of mating plugs that will meet a maximum height of 1.2 mm using a Ø 0.81 mm coaxial cable or a maximum height of 1.45 mm utilizing a Ø 1.13 mm coaxial cable.

The following figure shows the specifications of mating plugs using Ø 0.81 mm coaxial cables.




Figure 27: Specifications of Mating Plugs Using Ø 0.81 mm Coaxial Cables

The following figure illustrates the connection between the receptacle RF connector on the module and the mating plug using a Ø 0.81 mm coaxial cable.




Figure 28: Connection Between RF Connector and Mating Plug Using Ø 0.81 mm Coaxial Cable

The following figure illustrates the connection between the receptacle RF connector on the module and the mating plug using a $\varnothing 1.13$ mm coaxial cable.




Figure 29: Connection Between RF Connector and Mating Plug Using $\varnothing 1.13$ mm Coaxial Cable

5.3.4. Recommended RF Connector Installation

5.3.4.1. Assemble Coaxial Cable Plug Manually

The illustration for plugging in a coaxial cable plug is shown below, $\theta = 90^\circ$ is acceptable, while $\theta \neq 90^\circ$ is not.




Figure 30: Plug in a Coaxial Cable Plug

The illustration of pulling out the coaxial cable plug is shown below, $\theta = 90^\circ$ is acceptable, while $\theta \neq 90^\circ$ is not.




Figure 31: Pull out a Coaxial Cable Plug

5.3.4.2. Assemble Coaxial Cable Plug with Jig

The pictures of installing the coaxial cable plug with a jig is shown below, $\theta = 90^\circ$ is acceptable, while $\theta \neq 90^\circ$ is not.




Figure 32: Install the Coaxial Cable Plug with A Jig

5.3.5. Recommended Manufacturers of RF Connector and Cable

RF connectors and cables by I-PEX are recommended. For more details, visit <https://www.i-pex.com>.

5.4. Antenna Requirements

The following table shows the requirements on WCDMA, LTE, 5G NR antenna and GNSS antennas.

Table 35: Antenna Requirements

Type	Requirements
WCDMA/LTE/5G NR	● VSWR: ≤ 3 ● Efficiency: $> 30\%$ ● Input Impedance: $50\ \Omega$ ● Cable insertion loss: - $< 1\ \text{dB}$: LB ($< 1\ \text{GHz}$) - $< 1.5\ \text{dB}$: MB ($1\text{--}2.3\ \text{GHz}$) - $< 2\ \text{dB}$: HB ($> 2.3\ \text{GHz}$)
GNSS	● Frequency range: - L1: 1559–1606 MHz - L5: 1165–1187 MHz ● Polarization: RHCP or linear ● VSWR: < 2 (Typ.) ● Passive antenna gain: $> 0\ \text{dBi}$

NOTE

It is recommended to use a passive GNSS antenna when LTE B13 or B14 is supported, as the use of active antenna may generate harmonics which will affect the GNSS performance.

6 Electrical Characteristics and Reliability

6.1. Power Supply Requirements

The typical input voltage of the module is 3.7 V, the following table shows the power supply requirements of the module.

Table 36: Power Supply Requirements

Parameter	Description	Min.	Typ.	Max.	Unit
VCC	Power Supply	3.135	3.7	4.4	V
Voltage Ripple		-	30	100	mV

6.2. Power Consumption

Table 37: Averaged Current Consumption

Mode	Conditions	Band/Combinations	Current	Unit
Power-off	Power off	-	TBD	μA
RF Disabled	AT+CFUN=0 (USB 3.1 suspend)	-	TBD	mA
	AT+CFUN=4 (USB 3.1 suspend)	-	TBD	mA
Sleep State	SA FDD PF = 64 (USB 3.1 suspend)	-	TBD	mA
	SA TDD PF = 64 (USB 3.1 suspend)	-	TBD	mA

Idle State	SA PF = 64 (USB 2.0 active)	-	TBD	mA
	SA PF = 64 (USB 3.1 active)	-	TBD	mA
LTE	LTE LB @ 23 dBm	B5	TBD	mA
	LTE MB @ 23 dBm	B1	TBD	mA
	LTE HB @ 23 dBm	B7	TBD	mA
LTE CA	DL 3CA, 256QAM			
	UL 1CA, 256QAM	CA_1A-3A-7A	TBD	mA
	Tx power @ 23 dBm			
5G SA (1 Tx)	5G NR LB @ 23 dBm	n5	TBD	mA
	5G NR MB @ 23 dBm	n1	TBD	mA
	5G NR HB @ 23 dBm	n7	TBD	mA
	5G NR UHB @ 26 dBm	n78	TBD	mA
5G SA (2 Tx)	5G NR UL 2 × 2 MIMO @ 26 dBm	n78	TBD	mA
LTE + 5G EN-DC	LTE DL, 256QAM			
	LTE UL QPSK			
	NR DL, 256QAM	DC_3A_n78A	TBD	mA
	NR UL QPSK			
	LTE Tx Power @ 23 dBm			
	NR Tx Power @ 23 dBm			

NOTE

1. Power consumption test is carried out at room temperature with EVB and without any thermal dissipation measures.
2. The power consumption above is for reference only, please contact Quectel Technical Supports for detailed power consumption test report of the module.

6.3. Digital I/O Characteristic

Table 38: Logic Levels of 1.8 V Digital I/O

Parameter	Description	Min.	Max.	Unit
V _{IH}	Input high voltage	1.65	2.1	V
V _{IL}	Input low voltage	-0.3	0.54	V
V _{OH}	Output high voltage	1.3	1.8	V
V _{OL}	Output low voltage	0	0.4	V

Table 39: Logic Levels of 3.3 V Digital I/O

Parameter	Description	Min.	Max.	Unit
3.3 V	Power Domain	3.135	3.464	V
V _{IH}	Input high voltage	2.0	3.6	V
V _{IL}	Input low voltage	-0.5	0.8	V

Table 40: (U)SIM 1.8 V I/O Requirements

Parameter	Description	Min.	Max.	Unit
USIM_VDD	Power supply	1.65	1.95	V
V _{IH}	Input high voltage	0.7 × USIM_VDD	USIM_VDD + 0.3	V
V _{IL}	Input low voltage	-0.3	0.2 × USIM_VDD	V
V _{OH}	Output high voltage	0.8 × USIM_VDD	USIM_VDD	V
V _{OL}	Output low voltage	0	0.4	V

Table 41: (U)SIM 3.0V I/O Requirements

Parameter	Description	Min.	Max.	Unit
USIM_VDD	Power supply	2.7	3.05	V
V _{IH}	Input high voltage	0.7 × USIM_VDD	USIM_VDD + 0.3	V
V _{IL}	Input low voltage	-0.3	0.2 × USIM_VDD	V
V _{OH}	Output high voltage	0.8 × USIM_VDD	USIM_VDD	V
V _{OL}	Output low voltage	0	0.4	V

6.4. Electrostatic Discharge

If the static electricity generated by various ways discharges to the module, the module maybe damaged to a certain extent. Thus, please take proper ESD countermeasures and handling methods. For example, wearing anti-static gloves during the development, production, assembly and testing of the module; adding ESD protective component to the ESD sensitive interfaces and points in the product design of the module.

Table 42: Electrostatic Discharge Characteristics (Temperature: 25 °C, Humidity: 40 %)

Tested Interfaces	Contact Discharge	Air Discharge	Unit
VCC, GND	±5	±10	kV
Antenna Interfaces	±4	±8	kV
Other Interfaces	±0.5	±1	kV

6.5. Thermal Dissipation




Figure 33: Thermal Dissipation Area Inside and on Bottom Side of the Module

The module offers the best performance when all internal IC chips are working within their operating temperatures. When the IC chip reaches or exceeds the maximum junction temperature, the module may still work but the performance and function (such as RF output power, data rate, etc.) will be affected to a certain extent. Therefore, the thermal design should be maximally optimized to ensure all internal IC chips always work within the recommended operating temperature range.

The following principles for thermal consideration are provided for reference:

- Keep the module away from heat sources on your PCB, especially high-power components such as processor, power amplifier, and power supply.
- Maintain the integrity of the PCB copper layer and drill as many thermal vias as possible.
- Expose the copper in the PCB area where module is mounted.
- Apply a soft thermal pad with appropriate thickness and high thermal conductivity between the module and the PCB to conduct heat.
- Follow the principles below when the heatsink is necessary:
 - Do not place large size components in the area where the module is mounted on your PCB to reserve enough place for heatsink installation.
 - Attach the heatsink to the shielding cover of the module; In general, the base plate area of the

heatsink should be larger than the module area to cover the module completely;

- Choose the heatsink with adequate fins to dissipate heat;
- Choose a TIM (Thermal Interface Material) with high thermal conductivity, good softness and good wettability and place it between the heatsink and the module;
- Fasten the heatsink with four screws to ensure that it is in close contact with the module to prevent the heatsink from falling off during the drop, vibration test, or transportation.




Figure 34: Placement and Fixing of the Heatsink

6.6. Absolute Maximum Ratings

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

Table 43: Absolute Maximum Ratings

Parameter	Min.	Typ.	Max.	Unit
VCC	-0.3		4.7	V
Voltage at Digital Pins	-0.3		2.3	V

6.7. Operating and Storage Temperatures

Table 44: Operating and Storage Temperatures

Parameter	Min.	Typ.	Max.	Unit
Operating Temperature Range ¹⁷	-30	+25	+75	°C
Extended Temperature Range ¹⁸	-40	-	+85	°C
Storage temperature Range	-40	-	+90	°C

6.8. Notification

Please follow the principles below in module application.

6.8.1. Coating

If a conformal coating is necessary for the module, do NOT use any coating material that may chemically react with the PCB or shielding cover, and prevent the coating material from flowing into the module

6.8.2. Cleaning

Avoid using ultrasonic technology for module cleaning since it can damage crystals inside the module.


¹⁷ To meet this operating temperature range, you need to ensure effective thermal dissipation, for example, by adding passive or active heatsinks, heat pipes, vapor chambers, etc. Within this range, the module meets 3GPP specifications.

¹⁸ To meet this extended temperature range, you need to ensure effective thermal dissipation, for example, by adding passive or active heatsinks, heat pipes, vapor chambers, etc. Within this range, the module remains the ability to establish and maintain functions such as voice*, SMS, etc., without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as P_{out}, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.

7 Mechanical Dimensions and Packaging

This chapter mainly describes mechanical dimensions and packaging specifications of RM520N-GL. All dimensions are measured in mm, and the dimensional tolerances are ± 0.15 mm unless otherwise specified.

7.1. Mechanical Dimensions



Unlabeled tolerance: ± 0.15 mm

Figure 35: Mechanical Dimensions of the Module (Unit: mm)

7.2. Top and Bottom Views




Figure 36: RM520N-GL Top and Bottom Views

NOTE

Images above are for illustration purpose only and may differ from the actual module. For authentic appearance and label, please refer to the module received from Quectel.

7.3. M.2 Connector

The module adopts a standard PCI Express M.2 connector which compiles with the directives and standards listed in the PCI Express M.2 Specification.

7.4. Packaging

The module adopts blister tray packaging and details are as follow:

7.4.1. Blister Tray

Dimension details are as follow:






Figure 37: Blister Tray Dimension Drawing

7.4.2. Packaging Process



Each blister tray packs 10 modules. Stack 10 blister trays with modules together, and put 1 empty blister tray on the top.

Packing 11 blister trays together and then put blister trays into a conductive bag, seal and pack the conductive bag.



Put seal-packed blister trays into a mini box. One mini box can pack 100 modules.

Put 4 mini boxes into 1 carton and then seal it. One carton can pack 400 modules.

Figure 38: Packaging Process

8 Appendix A References

Table 45: Related Documents

Document Name
[1] Quectel_RM520N-GL_CA&EN-DC_Features
[2] Quectel_5G-M2_EVB_User_Guide
[3] Quectel_RG520N&RG5x0F&RM5x0N&RM5x0F_Series_AT_Commands_Manual

Table 46: Terms and Abbreviations

Abbreviation	Description
BIOS	Basic Input Output System
bps	Bit Per Second
BW	Bandwidth
CHAP	Challenge-Handshake Authentication Protocol
COEX	Coexistence
CPE	Customer Premise Equipment
CSQ	Cellular Signal Quality
DC-DC	Direct Current to Direct Current
DFOTA	Delta Firmware Upgrade Over-The-Air
DL	Downlink
DPR	Dynamic Power Reduction
DRX	Discontinuous Reception (Chapter 3.1.1) Diversity Reception (Chapter 5)
ESD	Electrostatic Discharge

EP	End Point
ET	Envelope Tracking
FDD	Frequency Division Duplexing
GLONASS	Global Navigation Satellite System (Russia)
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
GSM	Global System for Mobile Communications
HSPA	High Speed Packet Access
HSDPA	High Speed Downlink Packet Access
HSUPA	High Speed Uplink Packet Access
kbps	Kilo Bits Per Second
LAA	License Assisted Access
LED	Light Emitting Diode
LTE	Long Term Evolution
Mbps	Mega Bits Per Second
ME	Mobile Equipment
MIMO	Multiple-Input Multiple-Output
MLCC	Multilayer Ceramic Chip Capacitor
MO	Mobile Originated
MSB	Most Significant Bit
MT	Mobile Terminated
PAP	Password Authentication Protocol
PCB	Printed Circuit Board
PCIe	Peripheral Component Interconnect Express
PDU	Protocol Data Unit
PPP	Point-to-Point Protocol
RC	Root Complex

RF	Radio Frequency
RFFE	RF Front-End
Rx	Receive
SAR	Specific Absorption Rate
SCS	Sub-carrier Spacing
SMS	Short Message Service
TCP	Transmission Control Protocol
Tx	Transmit
UART	Universal Asynchronous Receiver & Transmitter
UDP	User Datagram Protocol
UL	Uplink
URC	Unsolicited Result Code
USB	Universal Serial Bus
(U)SIM	(Universal) Subscriber Identity Module
V _{IH}	Input High Voltage Level
V _{IL}	Input Low Voltage Level
V _{OH}	Output High Voltage Level
V _{OL}	Output Low Voltage Level
WCDMA	Wideband Code Division Multiple Access
WLAN	Wireless Local Area Network

9 Appendix B Operating Frequency

Table 47: Operating Frequencies (5G)

5G	Duplex Mode	Uplink Operating Band	Downlink Operating Band	Unit
n1	FDD	1920–1980	2110–2170	MHz
n2	FDD	1850–1910	1930–1990	MHz
n3	FDD	1710–1785	1805–1880	MHz
n5	FDD	824–849	869–894	MHz
n7	FDD	2500–2570	2620–2690	MHz
n8	FDD	880–915	925–960	MHz
n12	FDD	699–716	729–746	MHz
n13	FDD	777–787	746–756	MHz
n14	FDD	788–798	758–768	MHz
n18	FDD	815–830	860–875	MHz
n20	FDD	832–862	791–821	MHz
n24	FDD	1626.5–1660.5	1525–1559	MHz
n25	FDD	1850–1915	1930–1995	MHz
n26	FDD	814–849	859–894	MHz
n28	FDD	703–748	758–803	MHz
n29	SDL	-	717–728	MHz
n30	FDD	2305–2315	2350–2360	MHz
n34	TDD	2010–2025	2010–2025	MHz
n38	TDD	2570–2620	2570–2620	MHz

n39	TDD	1880–1920	1880–1920	MHz
n40	TDD	2300–2400	2300–2400	MHz
n41	TDD	2496–2690	2496–2690	MHz
n46	TDD	5150–5925	5150–5925	MHz
n47	TDD	5855–5925	5855–5925	MHz
n48	TDD	3550–3700	3550–3700	MHz
n50	TDD	1432–1517	1432–1517	MHz
n51	TDD	1427–1432	1427–1432	MHz
n53	TDD	2483.5–2495	2483.5–2495	MHz
n65	FDD	1920–2010	2110–2200	MHz
n66	FDD	1710–1780	2110–2200	MHz
n67	SDL	-	738–758	MHz
n70	FDD	1695–1710	1995–2020	MHz
n71	FDD	663–698	617–652	MHz
n74	FDD	1427–1470	1475–1518	MHz
n75	SDL	-	1432–1517	MHz
n76	SDL	-	1427–1432	MHz
n77	TDD	3300–4200	3300–4200	MHz
n78	TDD	3300–3800	3300–3800	MHz
n79	TDD	4400–5000	4400–5000	MHz
n80	SUL	1710–1785	-	MHz
n81	SUL	880–915	-	MHz
n82	SUL	832–862	-	MHz
n83	SUL	703–748	-	MHz
n84	SUL	1920–1980	-	MHz
n85	FDD	698–716	728–746	MHz

n86	SUL	1710–1780	-	MHz
n89	SUL	824–849	-	MHz
n90	TDD	2496–2690	2496–2690	MHz
n91	FDD	832–862	1427–1432	MHz
n92	FDD	832–862	1432–1517	MHz
n93	FDD	880–915	1427–1432	MHz
n94	FDD	880–915	1432–1517	MHz
n95	SUL	2010–2025	-	MHz
n96	TDD	5925–7125	5925–7125	MHz
n97	SUL	2300–2400	-	MHz
n98	SUL	1880–1920	-	MHz
n99	SUL	1626.5–1660.5	-	MHz

Table 48: Operating Frequencies (2G + 3G + 4G)

2G	3G	4G	Duplex Mode	Uplink	Downlink	Unit
-	B1	B1	FDD	1920–1980	2110–2170	MHz
PCS1900	B2/BC1	B2	FDD	1850–1910	1930–1990	MHz
DCS1800	B3	B3	FDD	1710–1785	1805–1880	MHz
-	B4	B4	FDD	1710–1755	2110–2155	MHz
GSM850	B5/BC0	B5	FDD	824–849	869–894	MHz
-	B6	-	FDD	830–840	875–885	MHz
-	B7	B7	FDD	2500–2570	2620–2690	MHz
EGSM900	B8	B8	FDD	880–915	925–960	MHz
-	B9	B9	FDD	1749.9–1784.9	1844.9–1879.9	MHz
-	B10	B10	FDD	1710–1770	2110–2170	MHz
-	B11	B11	FDD	1427.9–1447.9	1475.9–1495.9	MHz

-	B12	B12	FDD	699–716	729–746	MHz
-	B13	B13	FDD	777–787	746–756	MHz
-	B14	B14	FDD	788–798	758–768	MHz
-	-	B17	FDD	704–716	734–746	MHz
-	-	B18	FDD	815–830	860–875	MHz
-	B19	B19	FDD	830–845	875–890	MHz
-	B20	B20	FDD	832–862	791–821	MHz
-	B21	B21	FDD	1447.9–1462.9	1495.9–1510.9	MHz
-	B22	B22	FDD	3410–3490	3510–3590	MHz
-	-	B24	FDD	1626.5–1660.5	1525–1559	MHz
-	B25	B25	FDD	1850–1915	1930–1995	MHz
-	B26	B26	FDD	814–849	859–894	MHz
-	-	B27	FDD	807–824	852–869	MHz
-	-	B28	FDD	703–748	758–803	MHz
-	-	B29	FDD ¹⁹	-	717–728	MHz
-	-	B30	FDD	2305–2315	2350–2360	MHz
-	-	B31	FDD	452.5–457.5	462.5–467.5	MHz
-	-	B32	FDD ¹⁹	-	1452–1496	MHz
-	B33	B33	TDD	1900–1920	1900–1920	MHz
-	B34	B34	TDD	2010–2025	2010–2025	MHz
-	B35	B35	TDD	1850–1910	1850–1910	MHz
-	B36	B36	TDD	1930–1990	1930–1990	MHz
	B37	B37	TDD	1910–1930	1910–1930	MHz
-	B38	B38	TDD	2570–2620	2570–2620	MHz
-	B39	B39	TDD	1880–1920	1880–1920	MHz

¹⁹ Restricted to E-UTRA operation when carrier aggregation is configured. The downlink operating band is paired with the uplink operating band (external) of the carrier aggregation configuration that is supporting the configured Pcell.

-	B40	B40	TDD	2300–2400	2300–2400	MHz
-	-	B41	TDD	2496–2690	2496–2690	MHz
-	-	B42	TDD	3400–3600	3400–3600	MHz
-	-	B43	TDD	3600–3800	3600–3800	MHz
-	-	B44	TDD	703–803	703–803	MHz
-	-	B45	TDD	1447–1467	1447–1467	MHz
-	-	B46	TDD	5150–5925	5150–5925	MHz
-	-	B47	TDD	5855–5925	5855–5925	MHz
-	-	B48	TDD	3550–3700	3550–3700	MHz
-	-	B50	TDD	1432–1517	1432–1517	MHz
-	-	B51	TDD	1427–1432	1427–1432	MHz
-	-	B52	TDD	3300–3400	3300–3400	MHz
-	-	B65	FDD	1920–2010	2110–2200	MHz
-	-	B66	FDD	1710–1780	2110–2200 ²⁰	MHz
-	-	B67	FDD ¹⁹	-	738–758	MHz
-	-	B68	FDD	698–728	753–783	MHz
-	-	B69	FDD ¹⁹	-	2570–2620	MHz
-	-	B70	FDD ²¹	1695–1710	1995–2020	MHz
-	-	B71	FDD	663–698	617–652	MHz
-	-	B72	FDD	451–456	461–466	MHz
-	-	B73	FDD	450–455	460–465	MHz
-	-	B74	FDD	1427–1470	1475–1518	MHz
-	-	B75	FDD ¹⁹	-	1432–1517	MHz

²⁰ The range 2180–2200 MHz of the DL operating band is restricted to E-UTRA operation when carrier aggregation is configured.

²¹ The range 2010–2020 MHz of the DL operating band is restricted to E-UTRA operation when carrier aggregation is configured and TX-RX separation is 300 MHz. The range 2005–2020 MHz of the DL operating band is restricted to E-UTRA operation when carrier aggregation is configured and TX-RX separation is 295 MHz.

-	-	B76	FDD ¹⁹	-	1427–1432	MHz
-	-	B85	FDD	698–716	728–746	MHz
-	-	B87	FDD	410–415	420–425	MHz
-	-	B88	FDD	412–417	422–427	MHz
