



# EG25-G

## Hardware Design

**LTE Module Series**

Rev. EG25-G\_Hardware\_Design\_V1.0

Date: 2018-12-12

Status: Released

**Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:**

**Quectel Wireless Solutions Co., Ltd.**

7<sup>th</sup> Floor, Hongye Building, No.1801 Hongmei Road, Xuhui District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: [info@quectel.com](mailto:info@quectel.com)

**Or our local office. For more information, please visit:**

<http://www.quectel.com/support/sales.htm>

**For technical support, or to report documentation errors, please visit:**

<http://www.quectel.com/support/technical.htm>

Or email to: [support@quectel.com](mailto:support@quectel.com)

**GENERAL NOTES**

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

**COPYRIGHT**

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

***Copyright © Quectel Wireless Solutions Co., Ltd. 2018. All rights reserved.***

# About the Document

## History

Revision	Date	Author	Description
1.0	2018-12-12	Lorry XU/ Harry HUANG	Initial

## Contents

<b>About the Document .....</b>	<b>2</b>
<b>Contents .....</b>	<b>3</b>
<b>Table Index .....</b>	<b>5</b>
<b>Figure Index .....</b>	<b>7</b>
<b>1    Introduction .....</b>	<b>9</b>
1.1.    Safety Information.....	10
<b>2    Product Concept .....</b>	<b>11</b>
2.1.    General Description.....	11
2.2.    Key Features .....	12
2.3.    Functional Diagram .....	14
2.4.    Evaluation Board .....	15
<b>3    Application Interfaces .....</b>	<b>16</b>
3.1.    General Description.....	16
3.2.    Pin Assignment.....	17
3.3.    Pin Description.....	18
3.4.    Operating Modes .....	29
3.5.    Power Saving.....	30
3.5.1.    Sleep Mode .....	30
3.5.1.1.    UART Application .....	30
3.5.1.2.    USB Application with USB Remote Wakeup Function .....	31
3.5.1.3.    USB Application with USB Suspension/Resume and RI Function .....	31
3.5.1.4.    USB Application without USB Suspension Function .....	32
3.5.2.    Airplane Mode .....	33
3.6.    Power Supply.....	33
3.6.1.    Power Supply Pins .....	33
3.6.2.    Decrease Voltage Drop.....	34
3.6.3.    Reference Design for Power Supply.....	35
3.6.4.    Monitor the Power Supply .....	36
3.7.    Power-on and off Scenarios .....	36
3.7.1.    Turn on Module Using the PWRKEY .....	36
3.7.2.    Turn off Module .....	38
3.7.2.1.    Turn off Module Using the PWRKEY Pin.....	38
3.7.2.2.    Turn off Module Using AT Command.....	38
3.8.    Reset the Module.....	39
3.9.    (U)SIM Interface .....	40
3.10.    USB Interface .....	43
3.11.    UART Interfaces .....	44
3.12.    PCM and I2C Interfaces .....	47
3.13.    SD Card Interface .....	49
3.14.    Wireless Connectivity Interfaces .....	51
3.14.1.    WLAN Interface .....	53
3.14.2.    BT Interface* .....	54

3.15. SGMII Interface.....	54
3.16. ADC Interfaces .....	56
3.17. Network Status Indication.....	57
3.18. STATUS .....	58
3.19. Behaviors of RI .....	59
3.20. USB_BOOT Interface .....	60
<b>4 GNSS Receiver.....</b>	<b>61</b>
4.1. General Description.....	61
4.2. GNSS Performance.....	61
4.3. Layout Guidelines.....	62
<b>5 Antenna Interfaces.....</b>	<b>63</b>
5.1. Main/Rx-diversity Antenna Interfaces.....	63
5.1.1. Pin Definition .....	63
5.1.2. Operating Frequency .....	63
5.1.3. Reference Design of RF Antenna Interface .....	65
5.1.4. Reference Design of RF Layout.....	65
5.2. GNSS Antenna Interface .....	67
5.3. Antenna Installation .....	68
5.3.1. Antenna Requirement.....	68
5.3.2. Recommended RF Connector for Antenna Installation .....	69
<b>6 Electrical, Reliability and Radio Characteristics .....</b>	<b>72</b>
6.1. Absolute Maximum Ratings.....	72
6.2. Power Supply Ratings .....	73
6.3. Operation and Storage Temperatures .....	73
6.4. Current Consumption .....	74
6.5. RF Output Power.....	79
6.6. RF Receiving Sensitivity.....	79
6.7. Electrostatic Discharge.....	81
6.8. Thermal Consideration .....	81
<b>7 Mechanical Dimensions .....</b>	<b>84</b>
7.1. Mechanical Dimensions of the Module.....	84
7.2. Recommended Footprint.....	86
7.3. Design Effect Drawings of the Module .....	87
<b>8 Storage, Manufacturing and Packaging .....</b>	<b>88</b>
8.1. Storage .....	88
8.2. Manufacturing and Soldering .....	89
8.3. Packaging .....	90
<b>9 Appendix A References.....</b>	<b>92</b>
<b>10 Appendix B GPRS Coding Schemes .....</b>	<b>96</b>
<b>11 Appendix C GPRS Multi-slot Classes.....</b>	<b>97</b>
<b>12 Appendix D EDGE Modulation and Coding Schemes .....</b>	<b>99</b>
<b>13 IC &amp; FCC Requirement .....</b>	<b>100</b>

## Table Index

TABLE 1: FREQUENCY BANDS OF EG25-G MODULE .....	11
TABLE 2: KEY FEATURES OF EG25-G MODULE .....	12
TABLE 3: I/O PARAMETERS DEFINITION .....	18
TABLE 4: PIN DESCRIPTION .....	18
TABLE 5: OVERVIEW OF OPERATING MODES .....	29
TABLE 6: VBAT AND GND PINS .....	34
TABLE 7: PIN DEFINITION OF PWRKEY .....	36
TABLE 8: RESET_N PIN DESCRIPTION .....	39
TABLE 9: PIN DEFINITION OF (U)SIM INTERFACE .....	41
TABLE 10: PIN DESCRIPTION OF USB INTERFACE .....	43
TABLE 11: PIN DEFINITION OF MAIN UART INTERFACE .....	45
TABLE 12: PIN DEFINITION OF DEBUG UART INTERFACE .....	45
TABLE 13: LOGIC LEVELS OF DIGITAL I/O .....	45
TABLE 14: PIN DEFINITION OF PCM AND I2C INTERFACES .....	48
TABLE 15: PIN DEFINITION OF SD CARD INTERFACE .....	49
TABLE 16: PIN DEFINITION OF WIRELESS CONNECTIVITY INTERFACES .....	51
TABLE 17: PIN DEFINITION OF SGMII INTERFACE .....	55
TABLE 18: PIN DEFINITION OF ADC INTERFACES .....	57
TABLE 19: CHARACTERISTIC OF ADC .....	57
TABLE 20: PIN DEFINITION OF NETWORK CONNECTION STATUS/ACTIVITY INDICATOR .....	57
TABLE 21: WORKING STATE OF THE NETWORK CONNECTION STATUS/ACTIVITY INDICATOR .....	58
TABLE 22: PIN DEFINITION OF STATUS .....	59
TABLE 23: BEHAVIORS OF RI .....	59
TABLE 24: PIN DEFINITION OF USB_BOOT INTERFACE .....	60
TABLE 25: GNSS PERFORMANCE .....	61
TABLE 26: PIN DEFINITION OF THE RF ANTENNA .....	63
TABLE 27: MODULE OPERATING FREQUENCIES .....	63
TABLE 28: PIN DEFINITION OF GNSS ANTENNA INTERFACE .....	67
TABLE 29: GNSS FREQUENCY .....	68
TABLE 30: ANTENNA REQUIREMENTS .....	69
TABLE 31: ABSOLUTE MAXIMUM RATINGS .....	72
TABLE 32: THE MODULE POWER SUPPLY RATINGS .....	73
TABLE 33: OPERATION AND STORAGE TEMPERATURES .....	73
TABLE 34: EG25-G CURRENT CONSUMPTION .....	74
TABLE 35: GNSS CURRENT CONSUMPTION OF EG25-G MODULE .....	78
TABLE 36: RF OUTPUT POWER .....	79
TABLE 37: EG25-G CONDUCTED RF RECEIVING SENSITIVITY .....	79
TABLE 38: ELECTROSTATICS DISCHARGE CHARACTERISTICS (25°C, 45% RELATIVE HUMIDITY) .....	81
TABLE 39: RECOMMENDED THERMAL PROFILE PARAMETERS .....	89
TABLE 40: RELATED DOCUMENTS .....	92
TABLE 41: TERMS AND ABBREVIATIONS .....	92

---

TABLE 42: DESCRIPTION OF DIFFERENT CODING SCHEMES .....	96
TABLE 43: GPRS MULTI-SLOT CLASSES .....	97
TABLE 44: EDGE MODULATION AND CODING SCHEMES.....	99

## Figure Index

FIGURE 1: FUNCTIONAL DIAGRAM .....	15
FIGURE 2: PIN ASSIGNMENT (TOP VIEW).....	17
FIGURE 3: SLEEP MODE APPLICATION VIA UART .....	30
FIGURE 4: SLEEP MODE APPLICATION WITH USB REMOTE WAKEUP .....	31
FIGURE 5: SLEEP MODE APPLICATION WITH RI .....	32
FIGURE 6: SLEEP MODE APPLICATION WITHOUT SUSPENSION FUNCTION.....	32
FIGURE 7: POWER SUPPLY LIMITS DURING BURST TRANSMISSION.....	34
FIGURE 8: STAR STRUCTURE OF THE POWER SUPPLY.....	35
FIGURE 9: REFERENCE CIRCUIT OF POWER SUPPLY .....	35
FIGURE 10: TURN ON THE MODULE BY USING DRIVING CIRCUIT .....	36
FIGURE 11: TURN ON THE MODULE BY USING KEYSTROKE .....	37
FIGURE 12: POWER-ON SCENARIO OF MODULE .....	37
FIGURE 13: POWER-OFF SCENARIO OF MODULE.....	38
FIGURE 14: REFERENCE CIRCUIT OF RESET_N BY USING DRIVING CIRCUIT .....	39
FIGURE 15: REFERENCE CIRCUIT OF RESET_N BY USING BUTTON .....	40
FIGURE 16: TIMING OF RESETTING MODULE .....	40
FIGURE 17: REFERENCE CIRCUIT OF (U)SIM INTERFACE WITH AN 8-PIN (U)SIM CARD CONNECTOR .....	41
FIGURE 18: REFERENCE CIRCUIT OF (U)SIM INTERFACE WITH A 6-PIN (U)SIM CARD CONNECTOR. 42	42
FIGURE 19: REFERENCE CIRCUIT OF USB APPLICATION .....	43
FIGURE 20: REFERENCE CIRCUIT WITH TRANSLATOR CHIP .....	46
FIGURE 21: REFERENCE CIRCUIT WITH TRANSISTOR CIRCUIT .....	46
FIGURE 22: PRIMARY MODE TIMING .....	47
FIGURE 23: AUXILIARY MODE TIMING .....	48
FIGURE 24: REFERENCE CIRCUIT OF PCM APPLICATION WITH AUDIO CODEC .....	49
FIGURE 25: REFERENCE CIRCUIT OF SD CARD .....	50
FIGURE 26: REFERENCE CIRCUIT OF WIRELESS CONNECTIVITY INTERFACES WITH FC20 MODULE .....	53
FIGURE 27: SIMPLIFIED BLOCK DIAGRAM FOR ETHERNET APPLICATION .....	55
FIGURE 28: REFERENCE CIRCUIT OF SGMII INTERFACE WITH PHY AR8033 APPLICATION.....	56
FIGURE 29: REFERENCE CIRCUIT OF THE NETWORK INDICATOR.....	58
FIGURE 30: REFERENCE CIRCUITS OF STATUS .....	59
FIGURE 31: REFERENCE CIRCUIT OF USB_BOOT INTERFACE .....	60
FIGURE 32: REFERENCE CIRCUIT OF RF ANTENNA INTERFACE .....	65
FIGURE 33: MICROSTRIP DESIGN ON A 2-LAYER PCB .....	66
FIGURE 34: COPLANAR WAVEGUIDE DESIGN ON A 2-LAYER PCB .....	66
FIGURE 35: COPLANAR WAVEGUIDE DESIGN ON A 4-LAYER PCB (LAYER 3 AS REFERENCE GROUND) .....	66
FIGURE 36: COPLANAR WAVEGUIDE DESIGN ON A 4-LAYER PCB (LAYER 4 AS REFERENCE GROUND) .....	67
FIGURE 37: REFERENCE CIRCUIT OF GNSS ANTENNA.....	68

---

FIGURE 38: DIMENSIONS OF THE U.FL-R-SMT CONNECTOR (UNIT: MM).....	70
FIGURE 39: MECHANICALS OF U.FL-LP CONNECTORS .....	70
FIGURE 40: SPACE FACTOR OF MATED CONNECTOR (UNIT: MM) .....	71
FIGURE 41: REFERENCED HEATSINK DESIGN (HEATSINK AT THE TOP OF THE MODULE).....	82
FIGURE 42: REFERENCED HEATSINK DESIGN (HEATSINK AT THE BACKSIDE OF CUSTOMERS' PCB) .....	82
FIGURE 43: MODULE TOP AND SIDE DIMENSIONS.....	84
FIGURE 44: MODULE BOTTOM DIMENSIONS (BOTTOM VIEW) .....	85
FIGURE 45: RECOMMENDED FOOTPRINT (TOP VIEW) .....	86
FIGURE 46: TOP VIEW OF THE MODULE .....	87
FIGURE 47: BOTTOM VIEW OF THE MODULE .....	87
FIGURE 48: REFLOW SOLDERING THERMAL PROFILE.....	89
FIGURE 49: TAPE AND REEL SPECIFICATIONS .....	91

# 1 Introduction

This document defines EG25-G module, and describes its air interfaces and hardware interfaces which are connected with customers' applications.

This document can help customers quickly understand module interface specifications, electrical and mechanical details as well as other related information of EG25-G module. To facilitate its application in different fields, relevant reference design is also provided for customers' reference. Associated with application note and user guide, customers can use the module to design and set up mobile applications easily.

## 1.1. Safety Information

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating EG25-G module. Manufacturers of the cellular terminal should send the following safety information to users and operating personnel, and incorporate these guidelines into all manuals supplied with the product. If not so, Quectel assumes no liability for customers' failure to comply with these precautions.



Full attention must be given to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If the device offers an Airplane Mode, then it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on boarding the aircraft.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signals and cellular network cannot be guaranteed to connect in all possible conditions (for example, with unpaid bills or with an invalid (U)SIM card). When emergent help is needed in such conditions, please remember using emergency call. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength.



The cellular terminal or mobile contains a transmitter and receiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV set, radio, computer or other electric equipment.



In locations with potentially explosive atmospheres, obey all posted signs to turn off wireless devices such as your phone or other cellular terminals. Areas with potentially explosive atmospheres include fuelling areas, below decks on boats, fuel or chemical transfer or storage facilities, areas where the air contains chemicals or particles such as grain, dust or metal powders, etc.

# 2 Product Concept

## 2.1. General Description

EG25-G is an LTE-FDD/LTE-TDD/UMTS/GSM wireless communication module with receive diversity. It provides data connectivity on LTE-FDD, LTE-TDD, DC-HSDPA, HSPA+, HSDPA, HSUPA, UMTS, EDGE and GPRS networks. It also provides GNSS <sup>1)</sup> and voice functionality <sup>2)</sup> for customers' specific applications. The following table shows the frequency bands of EG25-G module.

Table 1: Frequency Bands of EG25-G Module

Network Mode/GNSS	EG25-G
LTE-FDD (with receive diversity)	B1/B2/B3/B4/B5/B7/B8/B12/B13/B18/B19/B20/B25/B26/B28
LTE-TDD (with receive diversity)	B38/B39/B40/B41
UMTS (with receive diversity)	B1/B2/B4/B5/B6/B8/B19
GSM	850/900/1800/1900MHz
GNSS <sup>1)</sup> Function	GPS, GLONASS, BeiDou/Compass, Galileo, QZSS

### NOTES

- <sup>1)</sup> GNSS function is optional.
- <sup>2)</sup> EG25-G module includes **Data-only** and **Telematics** versions. **Data-only** version does not support voice function, while **Telematics** version supports it.

With a compact profile of 29.0mm × 32.0mm × 2.4mm, EG25-G can meet almost all requirements for M2M applications such as automotive, metering, tracking system, security, router, wireless POS, mobile computing device, PDA phone, tablet PC, etc.

EG25-G is an SMD type module which can be embedded into applications through its 144-pin LAG pads.

## 2.2. Key Features

The following table describes the detailed features of EG25-G module.

Table 2: Key Features of EG25-G Module

Feature	Details
Power Supply	Supply voltage: 3.3V~4.3V Typical supply voltage: 3.8V
Transmitting Power	Class 4 (33dBm±2dB) for GSM850 Class 4 (33dBm±2dB) for EGSM900 Class 1 (30dBm±2dB) for DCS1800 Class 1 (30dBm±2dB) for PCS1900 Class E2 (27dBm±3dB) for GSM850 8-PSK Class E2 (27dBm±3dB) for EGSM900 8-PSK Class E2 (26dBm±3dB) for DCS1800 8-PSK Class E2 (26dBm±3dB) for PCS1900 8-PSK Class 3 (24dBm+1/-3dB) for WCDMA bands Class 3 (23dBm±2dB) for LTE FDD bands Class 3 (23dBm±2dB) for LTE TDD bands
LTE Features	Support up to non-CA Cat 4 FDD and TDD Support 1.4MHz~20MHz RF bandwidth Support MIMO in DL direction LTE-FDD: Max 150Mbps (DL), Max 50Mbps (UL) LTE-TDD: Max 130Mbps (DL), Max 30Mbps (UL)
UMTS Features	Support 3GPP R8 DC-HSDPA, HSPA+, HSDPA, HSUPA and WCDMA Support QPSK, 16-QAM and 64-QAM modulation DC-HSDPA: Max 42Mbps (DL) HSUPA: Max 5.76Mbps (UL) WCDMA: Max 384Kbps (DL), Max 384Kbps (UL)
GSM Features	<b>GPRS:</b> Support GPRS multi-slot class 33 (33 by default) Coding scheme: CS-1, CS-2, CS-3 and CS-4 Max 107Kbps (DL), Max 85.6Kbps (UL)
	<b>EDGE:</b> Support EDGE multi-slot class 33 (33 by default) Support GMSK and 8-PSK for different MCS (Modulation and Coding Scheme) Downlink coding schemes: CS 1-4 and MCS 1-9 Uplink coding schemes: CS 1-4 and MCS 1-9 Max 296Kbps (DL), Max 236.8Kbps (UL)

Internet Protocol Features	Support TCP/UDP/PPP/FTP/HTTP/NTP/PING/QMI/NITZ/CMUX*/HTTPS*/SMTP/MMS*/FTPS*/SMTPS*/SSL*/FILE* protocols Support PAP (Password Authentication Protocol) and CHAP (Challenge Handshake Authentication Protocol) protocols which are usually used for PPP connections
SMS	Text and PDU mode Point to point MO and MT SMS cell broadcast SMS storage: ME by default
(U)SIM Interface	Support USIM/SIM card: 1.8V, 3.0V
Audio Features	Support one digital audio interface: PCM interface GSM: HR/FR/EFR/AMR/AMR-WB WCDMA: AMR/AMR-WB LTE: AMR/AMR-WB Support echo cancellation and noise suppression
PCM Interface	Used for audio function with external codec Support 16-bit linear data format Support long frame synchronization and short frame synchronization Support master and slave modes, but must be the master in long frame synchronization
USB Interface	Compliant with USB 2.0 specification (slave only); the data transfer rate can reach up to 480Mbps Used for AT command communication, data transmission, GNSS NMEA output, software debugging, firmware upgrade and voice over USB* Support USB serial drivers for: Windows 7/8/8.1/10, Windows CE 5.0/6.0/7.0*, Linux 2.6/3.x/4.1~4.14, Android 4.x/5.x/6.x/7.x/8.x, etc.
UART Interfaces	<p><b>Main UART:</b> Used for AT command communication and data transmission Baud rates reach up to 921600bps, 115200bps by default Support RTS and CTS hardware flow control</p> <p><b>Debug UART:</b> Used for Linux console and log output 115200bps baud rate</p>
SD Card Interface	Support SD 3.0 protocol
SGMII Interface	Support 10M/100M/1000M Ethernet work mode Support maximum 150Mbps (DL)/50Mbps (UL) for 4G network
Wireless Connectivity Interfaces	Support a low-power SDIO 3.0 interface for WLAN and UART/PCM interface for Bluetooth*
Rx-diversity	Support LTE/WCDMA Rx-diversity
GNSS Features	Gen8C Lite of Qualcomm Protocol: NMEA 0183

AT Commands	Compliant with 3GPP TS 27.007, 27.005 and Quectel enhanced AT commands
Network Indication	Two pins including NET_MODE and NET_STATUS to indicate network connectivity status
Antenna Interfaces	Including main antenna interface (ANT_MAIN), Rx-diversity antenna interface (ANT_DIV) and GNSS antenna interface (ANT_GNSS)
Physical Characteristics	Size: $(29.0 \pm 0.15)\text{mm} \times (32.0 \pm 0.15)\text{mm} \times (2.4 \pm 0.2)\text{mm}$ Weight: approx. 4.9g
Temperature Range	Operation temperature range: $-35^\circ\text{C} \sim +75^\circ\text{C}$ <sup>1)</sup> Extended temperature range: $-40^\circ\text{C} \sim +85^\circ\text{C}$ <sup>2)</sup> Storage temperature range: $-40^\circ\text{C} \sim +90^\circ\text{C}$
Firmware Upgrade	USB interface or DFOTA*
RoHS	All hardware components are fully compliant with EU RoHS directive.

### NOTES

- 1) Within operation temperature range, the module is 3GPP compliant.
- 2) Within extended temperature range, the module remains the ability to establish and maintain a voice, SMS, data transmission, emergency call, etc. There is no unrecoverable malfunction. There are also no effects on radio spectrum and no harm to radio network. Only one or more parameters like  $P_{out}$  might reduce in their value and exceed the specified tolerances. When the temperature returns to normal operation temperature levels, the module will meet 3GPP specifications again.
3. “\*” means under development.

## 2.3. Functional Diagram

The following figure shows a block diagram of EG25-G and illustrates the major functional parts.

- Power management
- Baseband
- DDR+NAND flash
- Radio frequency
- Peripheral interfaces




Figure 1: Functional Diagram

**NOTE**

“\*” means under development.

## 2.4. Evaluation Board

In order to help customers develop applications with EG25-G, Quectel supplies an evaluation board (EVB), USB to RS-232 converter cable, earphone, antenna and other peripherals to control or test the module.

# 3 Application Interfaces


## 3.1. General Description

EG25-G is equipped with 144 LGA pads that can be connected to cellular application platform. Sub-interfaces included in these pads are described in detail in the following chapters:

- Power supply
- (U)SIM interface
- USB interface
- UART interfaces
- PCM and I2C interfaces
- SD card interface
- Wireless connectivity interfaces
- SGMII interface
- ADC interfaces
- Status indication
- USB\_BOOT interface

### 3.2. Pin Assignment

The following figure shows the pin assignment of EG25-G module.



**Figure 2: Pin Assignment (Top View)**

## NOTES

- 1) means that these pins cannot be pulled up before startup.
- 2) PWRKEY output voltage is 0.8V because of the diode drop in the Qualcomm chipset.
- 3) means these interface functions are only supported on **Telematics** version.
- 4) Pads 37~40, 118, 127 and 129~139 are used for wireless connectivity interfaces, among which pads 118, 127 and 129~138 are WLAN function pins, and the rest are Bluetooth (BT) function pins. BT function is under development.
- 5) Pads 119~126 and 128 are used for SGMII interface.

6. Keep all RESERVED pins and unused pins unconnected.
7. GND pads 85~112 should be connected to ground in the design. RESERVED pads 73~84 should not be designed in schematic and PCB decal, and these pins should be served as a keepout area.
8. “\*\*” means under development.

### 3.3. Pin Description

The following tables show the pin definition of EG25-G modules.

**Table 3: I/O Parameters Definition**

Type	Description
AI	Analog input
AO	Analog output
DI	Digital input
DO	Digital output
IO	Bidirectional
OD	Open drain
PI	Power input
PO	Power output

**Table 4: Pin Description**

Power Supply					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
VBAT_BB	59, 60	PI	Power supply for module's baseband part	Vmax=4.3V Vmin=3.3V Vnorm=3.8V	It must be able to provide sufficient current up to 0.8A.
VBAT_RF	57, 58	PI	Power supply for module's RF part	Vmax=4.3V Vmin=3.3V Vnorm=3.8V	It must be able to provide sufficient current up to 1.8A in a burst transmission.

VDD_EXT	7	PO	Provide 1.8V for external circuit	V <sub>norm</sub> =1.8V I <sub>max</sub> =50mA	Power supply for external GPIO's pull up circuits. If unused, keep it open.
GND	8, 9, 19, 22, 36, 46, 48, 50~54, 56, 72, 85~112		Ground		

#### Turn on/off

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PWRKEY	21	DI	Turn on/off the module	V <sub>IHmax</sub> =2.1V V <sub>IHmin</sub> =1.3V V <sub>ILmax</sub> =0.5V	The output voltage is 0.8V because of the diode drop in the Qualcomm chipset.
RESET_N	20	DI	Reset the module	V <sub>IHmax</sub> =2.1V V <sub>IHmin</sub> =1.3V V <sub>ILmax</sub> =0.5V	If unused, keep it open.

#### Status Indication

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
STATUS	61	OD	Indicate the module operating status	The drive current should be less than 0.9mA.	An external pull-up resistor is required. If unused, keep it open.
NET_MODE	5	DO	Indicate the module network registration mode	V <sub>OHmin</sub> =1.35V V <sub>OLmax</sub> =0.45V	1.8V power domain. Cannot be pulled up before startup. If unused, keep it open.
NET_STATUS	6	DO	Indicate the module network activity status	V <sub>OHmin</sub> =1.35V V <sub>OLmax</sub> =0.45V	1.8V power domain. If unused, keep it open.

#### USB Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_VBUS	71	PI	USB power supply, used for USB detection	V <sub>max</sub> =5.25V V <sub>min</sub> =3.0V V <sub>norm</sub> =5.0V	Typical: 5.0V If unused, keep it open.
USB_DP	69	IO	USB differential data bus (+)	Compliant with USB 2.0 standard specification.	Require differential impedance of 90Ω. If unused, keep it open.

USB_DM	70	IO	USB differential data bus (-)	Compliant with USB 2.0 standard specification.	Require differential impedance of $90\Omega$ . If unused, keep it open.
<b>(U)SIM Interface</b>					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USIM_GND	10		Specified ground for (U)SIM card		Connect (U)SIM card connector GND.
USIM_VDD	14	PO	Power supply for (U)SIM card	For 1.8V (U)SIM: $V_{max}=1.9V$ $V_{min}=1.7V$  For 3.0V (U)SIM: $V_{max}=3.05V$ $V_{min}=2.7V$	Either 1.8V or 3.0V is supported by the module automatically.
USIM_DATA	15	IO	Data signal of (U)SIM card	$I_{max}=50mA$  For 1.8V (U)SIM: $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$  For 3.0V (U)SIM: $V_{ILmax}=1.0V$ $V_{IHmin}=1.95V$ $V_{OLmax}=0.45V$ $V_{OHmin}=2.55V$	
USIM_CLK	16	DO	Clock signal of (U)SIM card	For 1.8V (U)SIM: $V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$  For 3.0V (U)SIM: $V_{OLmax}=0.45V$ $V_{OHmin}=2.55V$	
USIM_RST	17	DO	Reset signal of (U)SIM card	For 1.8V (U)SIM: $V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$  For 3.0V (U)SIM: $V_{OLmax}=0.45V$ $V_{OHmin}=2.55V$	

USIM_PRESENCE	13	DI	(U)SIM card insertion detection	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	1.8V power domain. If unused, keep it open.
---------------	----	----	---------------------------------	---	--

### Main UART Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
RI	62	DO	Ring indicator	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep it open.
DCD	63	DO	Data carrier detection	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep it open.
CTS	64	DO	Clear to send	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep it open.
RTS	65	DI	Request to send	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	1.8V power domain. If unused, keep it open.
DTR	66	DI	Data terminal ready, sleep mode control	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	1.8V power domain. Pull-up by default. Low level wakes up the module. If unused, keep it open.
TXD	67	DO	Transmit data	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep it open.
RXD	68	DI	Receive data	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	1.8V power domain. If unused, keep it open.

### Debug UART Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
DBG_TXD	12	DO	Transmit data	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep it open.
DBG_RXD	11	DI	Receive data	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$	1.8V power domain. If unused, keep it open.

$V_{IH\max}=2.0V$

### ADC Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ADC0	45	AI	General purpose analog to digital converter	Voltage range: 0.3V to VBAT_BB	If unused, keep it open.
ADC1	44	AI	General purpose analog to digital converter	Voltage range: 0.3V to VBAT_BB	If unused, keep it open.

### PCM Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PCM_IN	24	DI	PCM data input	$V_{IL\min}=-0.3V$ $V_{IL\max}=0.6V$ $V_{IH\min}=1.2V$ $V_{IH\max}=2.0V$	1.8V power domain. If unused, keep it open.
PCM_OUT	25	DO	PCM data output	$V_{OL\max}=0.45V$ $V_{OH\min}=1.35V$	
PCM_SYNC	26	IO	PCM data frame synchronization signal	$V_{OL\max}=0.45V$ $V_{OH\min}=1.35V$ $V_{IL\min}=-0.3V$ $V_{IL\max}=0.6V$ $V_{IH\min}=1.2V$ $V_{IH\max}=2.0V$	1.8V power domain. In master mode, it is an output signal. In slave mode, it is an input signal.
PCM_CLK	27	IO	PCM clock	$V_{OL\max}=0.45V$ $V_{OH\min}=1.35V$ $V_{IL\min}=-0.3V$ $V_{IL\max}=0.6V$ $V_{IH\min}=1.2V$ $V_{IH\max}=2.0V$	If unused, keep it open.

### I2C Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
I2C_SCL	41	OD	I2C serial clock. Used for external codec.		An external pull-up resistor is required. 1.8V only. If unused, keep it open.
I2C_SDA	42	OD	I2C serial data. Used for external codec.		An external pull-up resistor is required. 1.8V only. If unused,

keep it open.

### SD Card Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SDC2_DATA3	28	IO	SD card SDIO bus DATA3	<p><b>1.8V signaling:</b></p> <p><math>V_{OLmax}=0.45V</math>  <math>V_{OHmin}=1.4V</math>  <math>V_{ILmin}=-0.3V</math>  <math>V_{ILmax}=0.58V</math>  <math>V_{IHmin}=1.27V</math>  <math>V_{IHmax}=2.0V</math></p> <p><b>3.0V signaling:</b></p> <p><math>V_{OLmax}=0.38V</math>  <math>V_{OHmin}=2.01V</math>  <math>V_{ILmin}=-0.3V</math>  <math>V_{ILmax}=0.76V</math>  <math>V_{IHmin}=1.72V</math>  <math>V_{IHmax}=3.34V</math></p>	<p>SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details.</p> <p>If unused, keep it open.</p>
SDC2_DATA2	29	IO	SD card SDIO bus DATA2	<p><b>1.8V signaling:</b></p> <p><math>V_{OLmax}=0.45V</math>  <math>V_{OHmin}=1.4V</math>  <math>V_{ILmin}=-0.3V</math>  <math>V_{ILmax}=0.58V</math>  <math>V_{IHmin}=1.27V</math>  <math>V_{IHmax}=2.0V</math></p> <p><b>3.0V signaling:</b></p> <p><math>V_{OLmax}=0.38V</math>  <math>V_{OHmin}=2.01V</math>  <math>V_{ILmin}=-0.3V</math>  <math>V_{ILmax}=0.76V</math>  <math>V_{IHmin}=1.72V</math>  <math>V_{IHmax}=3.34V</math></p>	<p>SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details.</p> <p>If unused, keep it open.</p>
SDC2_DATA1	30	IO	SD card SDIO bus DATA1	<p><b>1.8V signaling:</b></p> <p><math>V_{OLmax}=0.45V</math>  <math>V_{OHmin}=1.4V</math>  <math>V_{ILmin}=-0.3V</math>  <math>V_{ILmax}=0.58V</math>  <math>V_{IHmin}=1.27V</math>  <math>V_{IHmax}=2.0V</math></p> <p><b>3.0V signaling:</b></p>	<p>SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details.</p> <p>If unused, keep it open.</p>

				V <sub>OL</sub> max=0.38V V <sub>OH</sub> min=2.01V V <sub>IL</sub> min=-0.3V V <sub>IL</sub> max=0.76V V <sub>IH</sub> min=1.72V V <sub>IH</sub> max=3.34V
SDC2_DATA0	31	IO	SD card SDIO bus DATA0	<p><b>1.8V signaling:</b></p> <p>V<sub>OL</sub>max=0.45V V<sub>OH</sub>min=1.4V V<sub>IL</sub>min=-0.3V SDIO signal level can be selected V<sub>IL</sub>max=0.58V according to SD card V<sub>IH</sub>min=1.27V supported level, V<sub>IH</sub>max=2.0V please refer to SD 3.0</p> <p><b>3.0V signaling:</b></p> <p>V<sub>OL</sub>max=0.38V V<sub>OH</sub>min=2.01V V<sub>IL</sub>min=-0.3V V<sub>IL</sub>max=0.76V V<sub>IH</sub>min=1.72V V<sub>IH</sub>max=3.34V</p>
SDC2_CLK	32	DO	SD card SDIO bus clock	<p><b>1.8V signaling:</b></p> <p>V<sub>OL</sub>max=0.45V V<sub>OH</sub>min=1.4V SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0</p> <p><b>3.0V signaling:</b></p> <p>V<sub>OL</sub>max=0.38V V<sub>OH</sub>min=2.01V V<sub>IL</sub>min=-0.3V V<sub>IL</sub>max=0.58V V<sub>IH</sub>min=1.27V V<sub>IH</sub>max=2.0V</p>
SDC2_CMD	33	IO	SD card SDIO bus command	<p><b>1.8V signaling:</b></p> <p>V<sub>OL</sub>max=0.45V V<sub>OH</sub>min=1.4V SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0</p> <p><b>3.0V signaling:</b></p> <p>V<sub>OL</sub>max=0.38V V<sub>OH</sub>min=2.01V V<sub>IL</sub>min=-0.3V V<sub>IL</sub>max=0.76V V<sub>IH</sub>min=1.72V</p>

				V <sub>IHmax</sub> =3.34V	
SD_INS_DET	23	DI	SD card insertion detect	V <sub>ILmin</sub> =-0.3V V <sub>ILmax</sub> =0.6V V <sub>IHmin</sub> =1.2V V <sub>IHmax</sub> =2.0V	1.8V power domain. If unused, keep it open.
VDD_SDIO	34	PO	SD card SDIO bus pull-up power	I <sub>max</sub> =50mA	1.8V/2.85V configurable. Cannot be used for SD card power. If unused, keep it open.

### Wireless Connectivity Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
WLAN_SLP_CLK	118	DO	WLAN sleep clock		If unused, keep it open.
PM_ENABLE	127	DO	WLAN power control	V <sub>OLmax</sub> =0.45V V <sub>OHmin</sub> =1.35V	1.8V power domain. Active high. If unused, keep it open.
SDC1_DATA3	129	IO	WLAN SDIO data bus D3	V <sub>OLmax</sub> =0.45V V <sub>OHmin</sub> =1.35V V <sub>ILmin</sub> =-0.3V V <sub>ILmax</sub> =0.6V V <sub>IHmin</sub> =1.2V V <sub>IHmax</sub> =2.0V	1.8V power domain. If unused, keep it open.
SDC1_DATA2	130	IO	WLAN SDIO data bus D2	V <sub>OLmax</sub> =0.45V V <sub>OHmin</sub> =1.35V V <sub>ILmin</sub> =-0.3V V <sub>ILmax</sub> =0.6V V <sub>IHmin</sub> =1.2V V <sub>IHmax</sub> =2.0V	1.8V power domain. If unused, keep it open.
SDC1_DATA1	131	IO	WLAN SDIO data bus D1	V <sub>OLmax</sub> =0.45V V <sub>OHmin</sub> =1.35V V <sub>ILmin</sub> =-0.3V V <sub>ILmax</sub> =0.6V V <sub>IHmin</sub> =1.2V V <sub>IHmax</sub> =2.0V	1.8V power domain. If unused, keep it open.
SDC1_DATA0	132	IO	WLAN SDIO data bus D0	V <sub>OLmax</sub> =0.45V V <sub>OHmin</sub> =1.35V V <sub>ILmin</sub> =-0.3V V <sub>ILmax</sub> =0.6V	1.8V power domain. If unused, keep it open.

				$V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	
SDC1_CLK	133	DO	WLAN SDIO bus clock	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep it open.
SDC1_CMD	134	DO	WLAN SDIO bus command	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep it open.
WAKE_ON_WIRELESS	135	DI	Wake up the host (EG25-G module) by FC20 module.	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	1.8V power domain. Active low. If unused, keep it open.
WLAN_EN	136	DO	WLAN function control via FC20 module	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. Active high. Cannot be pulled up before startup. If unused, keep it open.
COEX_UART_RX	137	DI	LTE/WLAN&BT* coexistence signal	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	1.8V power domain. Cannot be pulled up before startup. If unused, keep it open.
COEX_UART_TX	138	DO	LTE/WLAN&BT* coexistence signal	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. Cannot be pulled up before startup. If unused, keep it open.
BT_RTS*	37	DI	BT UART request to send	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	1.8V power domain. If unused, keep it open.
BT_TXD*	38	DO	BT UART transmit data	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep it open.
BT_RXD*	39	DI	BT UART receive data	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	1.8V power domain. If unused, keep it open.
BT_CTS*	40	DO	BT UART clear to send	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. Cannot be pulled up before startup. If unused, keep it

open.

BT_EN*	139	DO	BT function control via FC20 module	$V_{OLmax}=0.45V$ $V_{OHmin}=1.35V$	1.8V power domain. If unused, keep it open.
--------	-----	----	-------------------------------------	--	--

### SGMII Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
EPHY_RST_N	119	DO	Ethernet PHY reset	For 1.8V: $V_{OLmax}=0.45V$ $V_{OHmin}=1.4V$  For 2.85V: $V_{OLmax}=0.35V$ $V_{OHmin}=2.14V$	1.8V/2.85V power domain. If unused, keep it open.
EPHY_INT_N	120	DI	Ethernet PHY interrupt	$V_{ILmin}=-0.3V$ $V_{ILmax}=0.6V$ $V_{IHmin}=1.2V$ $V_{IHmax}=2.0V$	1.8V power domain. If unused, keep it open.
SGMII_MDATA	121	IO	SGMII MDIO (Management Data Input/Output) data	For 1.8V: $V_{ILmax}=0.58V$ $V_{IHmin}=1.27V$ $V_{OLmax}=0.45V$ $V_{OHmin}=1.4V$  For 2.85V: $V_{ILmax}=0.71V$ $V_{IHmin}=1.78V$ $V_{OLmax}=0.35V$ $V_{OHmin}=2.14V$	1.8V/2.85V power domain. Require external pull-up to USIM2_VDD, and the resistor should be 1.5K. If unused, keep it open.
SGMII_MCLK	122	DO	SGMII MDIO (Management Data Input/Output) clock	For 1.8V: $V_{OLmax}=0.45V$ $V_{OHmin}=1.4V$  For 2.85V: $V_{OLmax}=0.35V$ $V_{OHmin}=2.14V$	1.8V/2.85V power domain. If unused, keep it open.
SGMII_TX_M	123	AO	SGMII transmission - minus		If unused, keep it open.
SGMII_TX_P	124	AO	SGMII transmission - plus		If unused, keep it open.
SGMII_RX_P	125	AI	SGMII receiving - plus		If unused, keep it open.

SGMII_RX_M	126	AI	SGMII receiving - minus	If unused, keep it open.
USIM2_VDD	128	PO	SGMII MDIO pull-up power source	1.8V/2.85V configurable. If unused, keep it open.

### RF Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ANT_DIV	35	AI	Diversity antenna	50Ω impedance	If unused, keep it open.
ANT_MAIN	49	IO	Main antenna	50Ω impedance	
ANT_GNSS	47	AI	GNSS antenna	50Ω impedance	If unused, keep it open.

### GPIO Pins

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
WAKEUP_IN	1	DI	Sleep mode control	$V_{IL\min}=-0.3V$ $V_{IL\max}=0.6V$ $V_{IH\min}=1.2V$ $V_{IH\max}=2.0V$	1.8V power domain. Cannot be pulled up before startup. Low level wakes up the module. If unused, keep it open.
W_DISABLE#	4	DI	Airplane mode control	$V_{IL\min}=-0.3V$ $V_{IL\max}=0.6V$ $V_{IH\min}=1.2V$ $V_{IH\max}=2.0V$	1.8V power domain. Pull-up by default. In low voltage level, module can enter into airplane mode. If unused, keep it open.
AP_READY	2	DI	Application processor sleep state detection	$V_{IL\min}=-0.3V$ $V_{IL\max}=0.6V$ $V_{IH\min}=1.2V$ $V_{IH\max}=2.0V$	1.8V power domain. If unused, keep it open.

### USB\_BOOT Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_BOOT	115	DI	Force the module to enter into emergency	$V_{IL\min}=-0.3V$ $V_{IL\max}=0.6V$ $V_{IH\min}=1.2V$	1.8V power domain. Active high. It is recommended to

download mode       $V_{IH\max}=2.0V$       reserve test point.

### RESERVED Pins

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
RESERVED	3, 18, 43, 55, 73~84, 113, 114, 116, 117, 140~144		Reserved		Keep these pins unconnected.

### NOTES

1. Pads 24~27 are multiplexing pins used for audio design on EG25-G module and BT function on FC20 module.
2. “\*” means under development.

## 3.4. Operating Modes

The table below briefly summarizes the various operating modes referred in the following chapters.

**Table 5: Overview of Operating Modes**

Mode	Details
Normal Operation	Idle      Software is active. The module has registered on the network, and it is ready to send and receive data.
Minimum Functionality Mode	Talk/Data      Network connection is ongoing. In this mode, the power consumption is decided by network setting and data transfer rate.
Airplane Mode	<b>AT+CFUN</b> command or W_DISABLE# pin can set the module to airplane mode. In this case, RF function will be invalid.
Sleep Mode	In this mode, the current consumption of the module will be reduced to the minimal level. During this mode, the module can still receive paging message, SMS, voice call and TCP/UDP data from the network normally.
Power Down Mode	In this mode, the power management unit shuts down the power supply. Software is not active. The serial interface is not accessible. Operating voltage (connected to VBAT_RF and VBAT_BB) remains applied.

## 3.5. Power Saving

### 3.5.1. Sleep Mode

EG25-G is able to reduce its current consumption to a minimum value during the sleep mode. The following section describes power saving procedures of EG25-G module.

#### 3.5.1.1. UART Application

If the host communicates with module via UART interface, the following preconditions can let the module enter into sleep mode.

- Execute **AT+QSCLK=1** command to enable sleep mode.
- Drive DTR to high level.

The following figure shows the connection between the module and the host.




Figure 3: Sleep Mode Application via UART

- Driving the host DTR to low level will wake up the module.
- When EG25-G has a URC to report, RI signal will wake up the host. Please refer to **Chapter 3.19** for details about RI behaviors.
- AP\_READY will detect the sleep state of the host (can be configured to high level or low level detection). Please refer to **AT+QCFG="apready"\*\*** command for details.

**NOTE**

“\*\*” means under development.

### 3.5.1.2. USB Application with USB Remote Wakeup Function

If the host supports USB suspension/resume and remote wakeup function, the following three preconditions must be met to let the module enter into the sleep mode.

- Execute **AT+QSCLK=1** command to enable sleep mode.
- Ensure the DTR is held at high level or keep it open.
- The host's USB bus, which is connected with the module's USB interface, enters into suspension state.

The following figure shows the connection between the module and the host.




Figure 4: Sleep Mode Application with USB Remote Wakeup

- Sending data to EG25-G through USB will wake up the module.
- When EG25-G has a URC to report, the module will send remote wake-up signals via USB bus so as to wake up the host.

### 3.5.1.3. USB Application with USB Suspension/Resume and RI Function

If the host supports USB suspension and resume, but does not support remote wake-up function, the RI signal is needed to wake up the host.

There are three preconditions to let the module enter into the sleep mode.

- Execute **AT+QSCLK=1** command to enable the sleep mode.
- Ensure the DTR is held at high level or keep it open.
- The host's USB bus, which is connected with the module's USB interface, enters into suspension state.

The following figure shows the connection between the module and the host.




Figure 5: Sleep Mode Application with RI

- Sending data to EG25-G through USB will wake up the module.
- When EG25-G has a URC to report, RI signal will wake up the host.

#### 3.5.1.4. USB Application without USB Suspension Function

If the host does not support USB suspension function, USB\_VBUS should be disconnected via an additional control circuit to let the module enter into sleep mode.

- Execute **AT+QSCLK=1** command to enable the sleep mode.
- Ensure the DTR is held at high level or keep it open.
- Disconnect USB\_VBUS.

The following figure shows the connection between the module and the host.




Figure 6: Sleep Mode Application without Suspension Function

Switching on the power switch to supply power to USB\_VBUS will wake up the module.

**NOTE**

Please pay attention to the level match shown in dotted line between the module and the host. For more details about EG25-G power management application, please refer to **document [1]**.

### 3.5.2. Airplane Mode

When the module enters into airplane mode, the RF function does not work, and all AT commands correlative with RF function will be inaccessible. This mode can be set via the following ways.

**Hardware:**

The W\_DISABLE# pin is pulled up by default; driving it to low level will let the module enter into airplane mode.

**Software:**

**AT+CFUN** command provides the choice of the functionality level through setting <fun> into 0, 1 or 4.

- **AT+CFUN=0:** Minimum functionality mode. Both (U)SIM and RF functions are disabled.
- **AT+CFUN=1:** Full functionality mode (by default).
- **AT+CFUN=4:** Airplane mode. RF function is disabled.

**NOTES**

1. The W\_DISABLE# control function is disabled in firmware by default. It can be enabled by **AT+QCFG="airplanecontrol"** command, and this command is under development.
2. The execution of **AT+CFUN** command will not affect GNSS function.

## 3.6. Power Supply

### 3.6.1. Power Supply Pins

EG25-G provides four VBAT pins to connect with the external power supply, and there are two separate voltage domains for VBAT.

- Two VBAT\_RF pins for module's RF part
- Two VBAT\_BB pins for module's baseband part


The following table shows the details of VBAT pins and ground pins.

**Table 6: VBAT and GND Pins**

Pin Name	Pin No.	Description	Min.	Typ.	Max.	Unit
VBAT_RF	57, 58	Power supply for module's RF part	3.3	3.8	4.3	V
VBAT_BB	59, 60	Power supply for module's baseband part	3.3	3.8	4.3	V
GND	8, 9, 19, 22, 36, 46, 48, 50~54, 56, 72, 85~112	Ground	-	0	-	V

### 3.6.2. Decrease Voltage Drop

The power supply range of the module is from 3.3V to 4.3V. Please make sure that the input voltage will never drop below 3.3V. The following figure shows the voltage drop during burst transmission in 2G network. The voltage drop will be less in 3G and 4G networks.



**Figure 7: Power Supply Limits during Burst Transmission**

To decrease voltage drop, a bypass capacitor of about  $100\mu\text{F}$  with low ESR ( $\text{ESR}=0.7\Omega$ ) should be used, and a multi-layer ceramic chip (MLCC) capacitor array should also be reserved due to its ultra-low ESR. It is recommended to use three ceramic capacitors ( $100\text{nF}$ ,  $33\text{pF}$ ,  $10\text{pF}$ ) for composing the MLCC array, and place these capacitors close to VBAT\_BB/VBAT\_RF pins. The main power supply from an external application has to be a single voltage source and can be expanded to two sub paths with star structure. The width of VBAT\_BB trace should be no less than 1mm; and the width of VBAT\_RF trace should be no less than 2mm. In principle, the longer the VBAT trace is, the wider it will be.

In addition, in order to avoid the damage caused by electric surge and ESD, it is suggested that a TVS diode with low reverse stand-off voltage  $V_{\text{RWM}}$ , low clamping voltage  $V_c$  and high reverse peak pulse current  $I_{\text{PP}}$  should be used. The following figure shows the star structure of the power supply.




Figure 8: Star Structure of the Power Supply

### 3.6.3. Reference Design for Power Supply

Power design for the module is very important, as the performance of the module largely depends on the power source. The power supply should be able to provide sufficient current up to 2A at least. If the voltage drop between the input and output is not too high, it is suggested that an LDO should be used to supply power for the module. If there is a big voltage difference between the input source and the desired output (VBAT), a buck converter is preferred to be used as the power supply.

The following figure shows a reference design for +5V input power source. The typical output of the power supply is about 3.8V and the maximum load current is 3A.




Figure 9: Reference Circuit of Power Supply

**NOTE**

In order to avoid damaging internal flash, please do not switch off the power supply when the module works normally. Only after the module is shut down by PWRKEY or AT command, then the power supply can be cut off.

### 3.6.4. Monitor the Power Supply

**AT+CBC** command can be used to monitor the VBAT\_BB voltage value. For more details, please refer to **document [2]**.

## 3.7. Power-on and off Scenarios


### 3.7.1. Turn on Module Using the PWRKEY

The following table shows the pin definition of PWRKEY.

**Table 7: Pin Definition of PWRKEY**

Pin Name	Pin No.	I/O	Description	Comment
PWRKEY	21	DI	Turn on/off the module	The output voltage is 0.8V because of the diode drop in the Qualcomm chipset.

When EG25-G is in power-down mode, it can be turned on to normal mode by driving the PWRKEY pin to a low level for at least 500ms. It is recommended to use an open drain/collector driver to control the PWRKEY. After STATUS pin (require external pull-up) outputs a low level, PWRKEY pin can be released. A simple reference circuit is illustrated in the following figure.



**Figure 10: Turn on the Module by Using Driving Circuit**

The other way to control the PWRKEY is using a button directly. When pressing the key, electrostatic strike may generate from finger. Therefore, a TVS component is indispensable to be placed nearby the button for ESD protection. A reference circuit is shown in the following figure.




Figure 11: Turn on the Module by Using Keystroke

The power-on scenario is illustrated in the following figure.




Figure 12: Power-on Scenario of Module

**NOTE**

Please make sure that VBAT is stable before pulling down PWRKEY pin. The time between them should be no less than 30ms.

### 3.7.2. Turn off Module

The following procedures can be used to turn off the module:

- Normal power-down procedure: Turn off the module using the PWRKEY pin.
- Normal power-down procedure: Turn off the module using **AT+QPOWD** command.

#### 3.7.2.1. Turn off Module Using the PWRKEY Pin

Driving the PWRKEY pin to a low level voltage for at least 650ms, the module will execute power-down procedure after the PWRKEY is released. The power-off scenario is illustrated in the following figure.




Figure 13: Power-off Scenario of Module

#### 3.7.2.2. Turn off Module Using AT Command

It is also a safe way to use **AT+QPOWD** command to turn off the module, which is similar to turning off the module via PWRKEY pin.

Please refer to [document \[2\]](#) for details about **AT+QPOWD** command.

**NOTES**

1. In order to avoid damaging internal flash, please do not switch off the power supply when the module works normally. Only after the module is shut down by PWRKEY or AT command, then the power supply can be cut off.
2. When turning off module with AT command, please keep PWRKEY at high level after the execution of power-off command. Otherwise the module will be turned on again after successfully turn-off.


### 3.8. Reset the Module

The RESET\_N pin can be used to reset the module. The module can be reset by driving RESET\_N to a low level voltage for time between 150ms and 460ms.


**Table 8: RESET\_N Pin Description**

Pin Name	Pin No.	I/O	Description	Comment
RESET_N	20	DI	Reset the module	1.8V power domain

The recommended circuit is similar to the PWRKEY control circuit. An open drain/collector driver or button can be used to control the RESET\_N.




**Figure 14: Reference Circuit of RESET\_N by Using Driving Circuit**



**Figure 15: Reference Circuit of RESET\_N by Using Button**

The reset scenario is illustrated in the following figure.



**Figure 16: Timing of Resetting Module**

**NOTES**

1. Use RESET\_N only when failed to turn off the module by **AT+QPOWD** command and PWRKEY pin.
2. Ensure that there is no large capacitance on PWRKEY and RESET\_N pins.

### 3.9. (U)SIM Interface

The (U)SIM interface circuitry meets ETSI and IMT-2000 requirements. Both 1.8V and 3.0V (U)SIM cards are supported.

Table 9: Pin Definition of (U)SIM Interface

Pin Name	Pin No.	I/O	Description	Comment
USIM_VDD	14	PO	Power supply for (U)SIM card	Either 1.8V or 3.0V is supported by the module automatically.
USIM_DATA	15	IO	Data signal of (U)SIM card	
USIM_CLK	16	DO	Clock signal of (U)SIM card	
USIM_RST	17	DO	Reset signal of (U)SIM card	
USIM_PRESENCE	13	DI	(U)SIM card insertion detection	1.8V power domain. If unused, keep it open.
USIM_GND	10		Specified ground for (U)SIM card	

EG25-G supports (U)SIM card hot-plug via the USIM\_PRESENCE pin. The function supports low level and high level detections, and is disabled by default. Please refer to [document \[2\]](#) for more details about **AT+QSIMDET** command.

The following figure shows a reference design for (U)SIM interface with an 8-pin (U)SIM card connector.





Figure 17: Reference Circuit of (U)SIM Interface with an 8-Pin (U)SIM Card Connector

If (U)SIM card detection function is not needed, please keep USIM\_PRESENCE unconnected. A reference circuit for (U)SIM interface with a 6-pin (U)SIM card connector is illustrated in the following figure.



**Figure 18: Reference Circuit of (U)SIM Interface with a 6-Pin (U)SIM Card Connector**

In order to enhance the reliability and availability of the (U)SIM card in customers' applications, please follow the criteria below in (U)SIM circuit design:

- Keep placement of (U)SIM card connector to the module as close as possible. Keep the trace length as less than 200mm as possible.
- Keep (U)SIM card signals away from RF and VBAT traces.
- Assure the ground between the module and the (U)SIM card connector short and wide. Keep the trace width of ground and USIM\_VDD no less than 0.5mm to maintain the same electric potential. Make sure the bypass capacitor between USIM\_VDD and USIM\_GND less than 1uF, and place it as close to (U)SIM card connector as possible. If the ground is complete on customers' PCB, USIM\_GND can be connected to PCB ground directly.
- To avoid cross-talk between USIM\_DATA and USIM\_CLK, keep them away from each other and shield them with surrounded ground.
- In order to offer good ESD protection, it is recommended to add a TVS diode array whose parasitic capacitance should not be more than 15pF. The 0Ω resistors should be added in series between the module and the (U)SIM card to facilitate debugging. The 33pF capacitors are used for filtering interference of EGSM900MHz. Please note that the (U)SIM peripheral circuit should be close to the (U)SIM card connector.
- The pull-up resistor on USIM\_DATA line can improve anti-jamming capability when long layout trace and sensitive occasion are applied, and should be placed close to the (U)SIM card connector.

### 3.10. USB Interface


EG25-G contains one integrated Universal Serial Bus (USB) interface which complies with the USB 2.0 specification and supports high-speed (480Mbps) and full-speed (12Mbps) modes. The USB interface is used for AT command communication, data transmission, GNSS NMEA sentences output, software debugging, firmware upgrade and voice over USB\*. The following table shows the pin definition of USB interface.

**Table 10: Pin Description of USB Interface**

Pin Name	Pin No.	I/O	Description	Comment
USB_DP	69	IO	USB differential data bus (+)	Require differential impedance of 90Ω
USB_DM	70	IO	USB differential data bus (-)	Require differential impedance of 90Ω
USB_VBUS	71	PI	USB connection detection	Typical 5.0V
GND	72		Ground	

For more details about the USB 2.0 specifications, please visit <http://www.usb.org/home>.

The USB interface is recommended to be reserved for firmware upgrade in customers' designs. The following figure shows a reference circuit of USB interface.



**Figure 19: Reference Circuit of USB Application**

A common mode choke L1 is recommended to be added in series between the module and customer's MCU in order to suppress EMI spurious transmission. Meanwhile, the  $0\Omega$  resistors (R3 and R4) should be added in series between the module and the test points so as to facilitate debugging, and the resistors are not mounted by default. In order to ensure the integrity of USB data line signal, L1/R3/R4 components must be placed close to the module, and also these resistors should be placed close to each other. The extra stubs of trace must be as short as possible.

The following principles should be complied with when design the USB interface, so as to meet USB 2.0 specification.

- It is important to route the USB signal traces as differential pairs with total grounding. The impedance of USB differential trace is  $90\Omega$ .
- Do not route signal traces under crystals, oscillators, magnetic devices and RF signal traces. It is important to route the USB differential traces in inner-layer with ground shielding on not only upper and lower layers but also right and left sides.
- Pay attention to the influence of junction capacitance of ESD protection components on USB data lines. Typically, the capacitance value should be less than  $2pF$ .
- Keep the ESD protection components to the USB connector as close as possible.

**NOTES**

1. EG25-G module can only be used as a slave device.
2. “\*” means under development.

### 3.11. UART Interfaces

The module provides two UART interfaces: the main UART interface and the debug UART interface. The following shows their features.

- The main UART interface supports 4800bps, 9600bps, 19200bps, 38400bps, 57600bps, 115200bps, 230400bps, 460800bps and 921600bps baud rates, and the default is 115200bps. This interface is used for data transmission and AT command communication.
- The debug UART interface supports 115200bps baud rate. It is used for Linux console and log output.

The following tables show the pin definition of the UART interfaces.

Table 11: Pin Definition of Main UART Interface

Pin Name	Pin No.	I/O	Description	Comment
RI	62	DO	Ring indicator	
DCD	63	DO	Data carrier detection	
CTS	64	DO	Clear to send	
RTS	65	DI	Request to send	1.8V power domain
DTR	66	DI	Data terminal ready, sleep mode control	
TXD	67	DO	Transmit data	
RXD	68	DI	Receive data	

Table 12: Pin Definition of Debug UART Interface

Pin Name	Pin No.	I/O	Description	Comment
DBG_TXD	12	DO	Transmit data	1.8V power domain
DBG_RXD	11	DI	Receive data	

The logic levels are described in the following table.

Table 13: Logic Levels of Digital I/O

Parameter	Min.	Max.	Unit
$V_{IL}$	-0.3	0.6	V
$V_{IH}$	1.2	2.0	V
$V_{OL}$	0	0.45	V
$V_{OH}$	1.35	1.8	V

The module provides 1.8V UART interface. A level translator should be used if customers' application is equipped with a 3.3V UART interface. A level translator TXS0108EPWR provided by *Texas Instruments* is recommended. The following figure shows a reference design.




Figure 20: Reference Circuit with Translator Chip

Please visit <http://www.ti.com> for more information.

Another example with transistor translation circuit is shown as below. The circuit design of dotted line section can refer to the design of solid line section, in terms of both module's input and output circuit designs, but please pay attention to the direction of connection.




Figure 21: Reference Circuit with Transistor Circuit

**NOTE**

Transistor circuit solution is not suitable for applications with high baud rates exceeding 460Kbps.

### 3.12. PCM and I2C Interfaces

EG25-G provides one Pulse Code Modulation (PCM) digital interface for audio design, which supports the following modes and one I2C interface:

- Primary mode (short frame synchronization, works as both master and slave)
- Auxiliary mode (long frame synchronization, works as master only)

In primary mode, the data is sampled on the falling edge of the PCM\_CLK and transmitted on the rising edge. The PCM\_SYNC falling edge represents the MSB. In this mode, the PCM interface supports 256kHz, 512kHz, 1024kHz or 2048kHz PCM\_CLK at 8kHz PCM\_SYNC, and also supports 4096kHz PCM\_CLK at 16kHz PCM\_SYNC.

In auxiliary mode, the data is sampled on the falling edge of the PCM\_CLK and transmitted on the rising edge. The PCM\_SYNC rising edge represents the MSB. In this mode, the PCM interface operates with a 256kHz, 512kHz, 1024kHz or 2048kHz PCM\_CLK and an 8kHz, 50% duty cycle PCM\_SYNC.

EG25-G supports 16-bit linear data format. The following figures show the primary mode's timing relationship with 8KHz PCM\_SYNC and 2048KHz PCM\_CLK, as well as the auxiliary mode's timing relationship with 8KHz PCM\_SYNC and 256KHz PCM\_CLK.




Figure 22: Primary Mode Timing




Figure 23: Auxiliary Mode Timing

The following table shows the pin definition of PCM and I2C interfaces which can be applied on audio codec design.

Table 14: Pin Definition of PCM and I2C Interfaces

Pin Name	Pin No.	I/O	Description	Comment
PCM_IN	24	DI	PCM data input	1.8V power domain
PCM_OUT	25	DO	PCM data output	1.8V power domain
PCM_SYNC	26	IO	PCM data frame synchronization signal	1.8V power domain
PCM_CLK	27	IO	PCM data bit clock	1.8V power domain
I2C_SCL	41	OD	I2C serial clock	Require external pull-up to 1.8V
I2C_SDA	42	OD	I2C serial data	Require external pull-up to 1.8V

Clock and mode can be configured by AT command, and the default configuration is master mode using short frame synchronization format with 2048KHz PCM\_CLK and 8KHz PCM\_SYNC. Please refer to [document \[2\]](#) for more details about **AT+QDAI** command.

The following figure shows a reference design of PCM interface with external codec IC.




Figure 24: Reference Circuit of PCM Application with Audio Codec

**NOTES**

1. It is recommended to reserve an RC ( $R=22\Omega$ ,  $C=22\text{pF}$ ) circuits on the PCM lines, especially for PCM\_CLK.
2. EG25-G works as a master device pertaining to I2C interface.

### 3.13. SD Card Interface

EG25-G supports SDIO 3.0 interface for SD card.

The following table shows the pin definition of SD card interface.

Table 15: Pin Definition of SD Card Interface

Pin Name	Pin No.	I/O	Description	Comment
SDC2_DATA3	28	IO	SD card SDIO bus DATA3	
SDC2_DATA2	29	IO	SD card SDIO bus DATA2	SDIO signal level can be selected according to SD card supported level, please refer to SD 3.0 protocol for more details.
SDC2_DATA1	30	IO	SD card SDIO bus DATA1	
SDC2_DATA0	31	IO	SD card SDIO bus DATA0	
SDC2_CLK	32	DO	SD card SDIO bus clock	If unused, keep it open.

SDC2_CMD	33	IO	SD card SDIO bus command	
VDD_SDIO	34	PO	SD card SDIO bus pull up power	1.8V/2.85V configurable. Cannot be used for SD card power. If unused, keep it open.
SD_INS_DET	23	DI	SD card insertion detection	1.8V power domain. If unused, keep it open.

The following figure shows a reference design of SD card.




Figure 25: Reference Circuit of SD Card

In SD card interface design, in order to ensure good communication performance with SD card, the following design principles should be complied with:

- SD\_INS\_DET must be connected.
- The voltage range of SD card power supply VDD\_3V is 2.7V~3.6V and a sufficient current up to 0.8A should be provided. As the maximum output current of VDD\_SDIO is 50mA which can only be used for SDIO pull-up resistors, an externally power supply is needed for SD card.
- To avoid jitter of bus, resistors R7~R11 are needed to pull up the SDIO to VDD\_SDIO. Value of these resistors is among 10KΩ~100KΩ and the recommended value is 100KΩ. VDD\_SDIO should be used as the pull-up power.
- In order to adjust signal quality, it is recommended to add 0Ω resistors R1~R6 in series between the module and the SD card. The bypass capacitors C1~C6 are reserved and not mounted by default. All resistors and bypass capacitors should be placed close to the module.
- In order to offer good ESD protection, it is recommended to add a TVS diode on SD card pins near the SD card connector with junction capacitance less than 15pF.
- Keep SDIO signals far away from other sensitive circuits/signals such as RF circuits, analog signals, etc., as well as noisy signals such as clock signals, DCDC signals, etc.

- It is important to route the SDIO signal traces with total grounding. The impedance of SDIO data trace is  $50\Omega$  ( $\pm 10\%$ ).
- Make sure the adjacent trace spacing is two times of the trace width and the load capacitance of SDIO bus should be less than  $15\text{pF}$ .
- It is recommended to keep the trace length difference between CLK and DATA/CMD less than 1mm and the total routing length less than 50mm. The total trace length inside the module is 27mm, so the exterior total trace length should be less than 23mm.

### 3.14. Wireless Connectivity Interfaces

EG25-G supports a low-power SDIO 3.0 interface for WLAN and a UART/PCM interface for BT.

The following table shows the pin definition of wireless connectivity interfaces.

Table 16: Pin Definition of Wireless Connectivity Interfaces

Pin Name	Pin No.	I/O	Description	Comment
<b>WLAN Part</b>				
SDC1_DATA3	129	IO	WLAN SDIO data bus D3	1.8V power domain
SDC1_DATA2	130	IO	WLAN SDIO data bus D2	1.8V power domain
SDC1_DATA1	131	IO	WLAN SDIO data bus D1	1.8V power domain
SDC1_DATA0	132	IO	WLAN SDIO data bus D0	1.8V power domain
SDC1_CLK	133	DO	WLAN SDIO bus clock	1.8V power domain
SDC1_CMD	134	IO	WLAN SDIO bus command	1.8V power domain
WLAN_EN	136	DO	WLAN function control via FC20 module.	1.8V power domain Active high. Cannot be pulled up before startup.
<b>Coexistence and Control Part</b>				
WLAN_SLP_CLK	118	DO	WLAN sleep clock	
PM_ENABLE	127	DO	WLAN power control.	1.8V power domain Active high.
WAKE_ON_WIRELESS	135	DI	Wake up the host (EG25-G module) by FC20 module.	1.8V power domain

COEX_UART_RX	137	DI	LTE/WLAN&BT* coexistence signal	1.8V power domain Cannot be pulled up before startup
COEX_UART_TX	138	DO	LTE/WLAN&BT* coexistence signal	1.8V power domain Cannot be pulled up before startup
<b>BT Part*</b>				
BT_RTS*	37	DI	BT UART request to send	1.8V power domain
BT_TXD*	38	DO	BT UART transmit data	1.8V power domain
BT_RXD*	39	DI	BT UART receive data	1.8V power domain
BT_CTS*	40	DO	BT UART clear to send	1.8V power domain Cannot be pulled up before startup
PCM_IN <sup>1)</sup>	24	DI	PCM data input	1.8V power domain
PCM_OUT <sup>1)</sup>	25	DO	PCM data output	1.8V power domain
PCM_SYNC <sup>1)</sup>	26	IO	PCM data frame synchronization signal	1.8V power domain
PCM_CLK <sup>1)</sup>	27	IO	PCM data bit clock	1.8V power domain
BT_EN*	139	DO	BT function control via FC20 module.	1.8V power domain. Active high.

The following figure shows a reference design of wireless connectivity interfaces with Quectel FC20 module.




Figure 26: Reference Circuit of Wireless Connectivity Interfaces with FC20 Module

**NOTES**

1. FC20 module can only be used as a slave device.
2. When BT function is enabled on EG25-G module, PCM\_SYNC and PCM\_CLK pins are only used to output signals.
3. <sup>1)</sup>Pads 24~27 are multiplexing pins used for audio design on EG25-G module and BT function on FC20 module.
4. “\*” means under development.
5. For more information about wireless connectivity interfaces, please refer to **document [5]**.

### 3.14.1. WLAN Interface

EG25-G provides a low power SDIO 3.0 interface and control interface for WLAN design.

SDIO interface supports the SDR mode (up to 50MHz).

As SDIO signals are very high-speed, in order to ensure the SDIO interface design corresponds with the SDIO 3.0 specification, please comply with the following principles:

- It is important to route the SDIO signal traces with total grounding. The impedance of SDIO signal trace is  $50\Omega$  ( $\pm 10\%$ ).
- Keep SDIO signals far away from other sensitive circuits/signals such as RF circuits, analog signals, etc., as well as noisy signals such as clock signals, DCDC signals, etc.
- It is recommended to keep matching length between CLK and DATA/CMD less than 1mm and total routing length less than 50mm.
- Keep termination resistors within  $15\Omega$ ~ $24\Omega$  on clock lines near the module and keep the route distance from the module clock pins to termination resistors less than 5mm.
- Make sure the adjacent trace spacing is 2 times of the trace width and bus capacitance is less than  $15\text{pF}$ .

### 3.14.2. BT Interface\*

EG25-G supports a dedicated UART interface and a PCM interface for BT application.

Further information about BT interface will be added in future version of this document.

**NOTE**

“\*” means under development.

## 3.15. SGMII Interface

EG25-G includes an integrated Ethernet MAC with an SGMII interface and two management interfaces, and key features of the SGMII interface are shown below:


- IEEE802.3 compliance
- Support 10M/100M/1000M Ethernet work mode
- Max data rate 150Mbps (DL) and 50Mbps (UL) in 4G LTE network.
- Support VLAN tagging
- Support IEEE1588 and Precision Time Protocol (PTP)
- Can be used to connect to external Ethernet PHY like AR8033, or to an external switch
- Management interfaces support dual voltage 1.8V/2.85V

The following table shows the pin definition of SGMII interface.

**Table 17: Pin Definition of SGMII Interface**


Pin Name	Pin No.	I/O	Description	Comment
<b>Control Signal Part</b>				
EPHY_RST_N	119	DO	Ethernet PHY reset	1.8V/2.85V power domain
EPHY_INT_N	120	DI	Ethernet PHY interrupt	1.8V power domain
SGMII_MDATA	121	IO	SGMII MDIO (Management Data Input/Output) data	1.8V/2.85V power domain
SGMII_MCLK	122	DO	SGMII MDIO (Management Data Input/Output) clock	1.8V/2.85V power domain
USIM2_VDD	128	PO	SGMII MDIO pull-up power source	Configurable power source. 1.8V/2.85V configurable. External pull-up power source for SGMII MDIO pins.
<b>SGMII Signal Part</b>				
SGMII_TX_M	123	AO	SGMII transmission-minus	Connect with a 0.1uF capacitor, and close to the PHY side.
SGMII_TX_P	124	AO	SGMII transmission-plus	
SGMII_RX_P	125	AI	SGMII receiving-plus	Connect with a 0.1uF capacitor, and close to EG25-G module.
SGMII_RX_M	126	AI	SGMII receiving-minus	

The following figure shows the simplified block diagram for Ethernet application.



**Figure 27: Simplified Block Diagram for Ethernet Application**

The following figure shows a reference design of SGMII interface with PHY AR8033 application.



**Figure 28: Reference Circuit of SGMII Interface with PHY AR8033 Application**

In order to enhance the reliability and availability in customers' applications, please follow the criteria below in the Ethernet PHY circuit design:

- Keep SGMII data and control signals away from other sensitive circuits/signals such as RF circuits, analog signals, etc., as well as noisy signals such as clock signals, DCDC signals, etc.
- Keep the maximum trace length less than 10-inch and keep skew on the differential pairs less than 20mil.
- The differential impedance of SGMII data trace is  $100\Omega \pm 10\%$ , and the reference ground of the area should be complete.
- Make sure the trace spacing between SGMII RX and TX is at least 3 times of the trace width, and the same to the adjacent signal traces.

### 3.16. ADC Interfaces

The module provides two analog-to-digital converter (ADC) interfaces. **AT+QADC=0** command can be used to read the voltage value on ADC0 pin. **AT+QADC=1** command can be used to read the voltage value on ADC1 pin. For more details about these AT commands, please refer to [document \[2\]](#).

In order to improve the accuracy of ADC, the trace of ADC should be surrounded by ground.

**Table 18: Pin Definition of ADC Interfaces**

Pin Name	Pin No.	Description
ADC0	45	General purpose analog to digital converter
ADC1	44	General purpose analog to digital converter

The following table describes the characteristic of the ADC function.

**Table 19: Characteristic of ADC**

Parameter	Min.	Typ.	Max.	Unit
ADC0 Voltage Range	0.3		VBAT_BB	V
ADC1 Voltage Range	0.3		VBAT_BB	V
ADC Resolution		15		Bits

**NOTES**

1. ADC input voltage must not exceed VBAT\_BB.
2. It is prohibited to supply any voltage to ADC pins when VBAT is removed.
3. It is recommended to use resistor divider circuit for ADC application.

### 3.17. Network Status Indication

The network indication pins can be used to drive network status indication LEDs. The module provides two pins which are NET\_MODE and NET\_STATUS. The following tables describe pin definition and logic level changes in different network status.


**Table 20: Pin Definition of Network Connection Status/Activity Indicator**

Pin Name	Pin No.	I/O	Description	Comment
NET_MODE	5	DO	Indicate the module network registration mode.	1.8V power domain Cannot be pulled up before startup
NET_STATUS	6	DO	Indicate the module network activity status.	1.8V power domain

**Table 21: Working State of the Network Connection Status/Activity Indicator**

Pin Name	Logic Level Changes	Network Status
NET_MODE	Always High	Registered on LTE network
	Always Low	Others
	Flicker slowly (200ms High/1800ms Low)	Network searching
NET_STATUS	Flicker slowly (1800ms High/200ms Low)	Idle
	Flicker quickly (125ms High/125ms Low)	Data transfer is ongoing
	Always High	Voice calling

A reference circuit is shown in the following figure.



**Figure 29: Reference Circuit of the Network Indicator**

### 3.18. STATUS

The STATUS pin is an open drain output for indicating the module's operation status. It can be connected to a GPIO of DTE with a pull-up resistor, or as LED indication circuit as below. When the module is turned on normally, the STATUS will present the low state. Otherwise, the STATUS will present high-impedance state.

Table 22: Pin Definition of STATUS

Pin Name	Pin No.	I/O	Description	Comment
STATUS	61	OD	Indicate the module operation status	An external pull-up resistor is required. If unused, keep it open.

The following figure shows different circuit designs of STATUS, and customers can choose either one according to customers' application demands.




Figure 30: Reference Circuits of STATUS

### 3.19. Behaviors of RI

AT+QCFG="risignaltypes","physical" command can be used to configure RI behavior.

No matter on which port a URC is presented, the URC will trigger the behavior of RI pin.

**NOTE**

URC can be outputted from UART port, USB AT port and USB modem port through configuration via AT+QURCCFG command. The default port is USB AT port.

In addition, RI behavior can be configured flexibly. The default behavior of the RI is shown as below.

Table 23: Behaviors of RI

State	Response
Idle	RI keeps at high level

URC	RI outputs 120ms low pulse when a new URC returns
-----	---

The RI behavior can be changed by **AT+QCFG="urc/ri/ring"** command. Please refer to **document [2]** for details.


### 3.20. USB\_BOOT Interface

EG25-G provides a USB\_BOOT pin. Customers can pull up USB\_BOOT to VDD\_EXT before powering on the module, thus the module will enter into emergency download mode when powered on. In this mode, the module supports firmware upgrade over USB interface.

**Table 24: Pin Definition of USB\_BOOT Interface**

Pin Name	Pin No.	I/O	Description	Comment
USB_BOOT	115	DI	Force the module to enter into emergency download mode	1.8V power domain. Active high. It is recommended to reserve test point.

The following figure shows a reference circuit of USB\_BOOT interface.



**Figure 31: Reference Circuit of USB\_BOOT Interface**

# 4 GNSS Receiver

## 4.1. General Description

EG25-G includes a fully integrated global navigation satellite system solution that supports Gen8C Lite of Qualcomm (GPS, GLONASS, BeiDou, Galileo and QZSS ).

EG25-G supports standard NMEA-0183 protocol, and outputs NMEA sentences at 1Hz data update rate via USB interface by default.

By default, EG25-G GNSS engine is switched off. It has to be switched on via AT command. For more details about GNSS engine technology and configurations, please refer to **document [3]**.

## 4.2. GNSS Performance

The following table shows GNSS performance of EG25-G.

Table 25: GNSS Performance

Parameter	Description	Conditions	Typ.	Unit
Sensitivity (GNSS)	Cold start	Autonomous	-146	dBm
	Reacquisition	Autonomous	-156	dBm
	Tracking	Autonomous	-147	dBm
TTFF (GNSS)	Cold start @open sky	Autonomous	35	s
		XTRA enabled	15	s
	Warm start @open sky	Autonomous	28	s
		XTRA enabled	3	s
	Hot start	Autonomous	2	s

	@open sky	XTRA enabled	1.6	s
Accuracy (GNSS)	CEP-50	Autonomous @open sky	<4	m

**NOTES**

1. Tracking sensitivity: the lowest GNSS signal value at the antenna port on which the module can keep on positioning for 3 minutes.
2. Reacquisition sensitivity: the lowest GNSS signal value at the antenna port on which the module can fix position again within 3 minutes after loss of lock.
3. Cold start sensitivity: the lowest GNSS signal value at the antenna port on which the module fixes position within 3 minutes after executing cold start command.

### 4.3. Layout Guidelines

The following layout guidelines should be taken into account in customers' designs.

- Maximize the distance among GNSS antenna, main antenna and Rx-diversity antenna.
- Digital circuits such as (U)SIM card, USB interface, camera module and display connector should be kept away from the antennas.
- Use ground vias around the GNSS trace and sensitive analog signal traces to provide coplanar isolation and protection.
- Keep 50Ω characteristic impedance for the ANT\_GNSS trace.

Please refer to **Chapter 5** for GNSS antenna reference design and antenna installation information.

# 5 Antenna Interfaces

EG25-G antenna interfaces include a main antenna interface, an Rx-diversity antenna interface which is used to resist the fall of signals caused by high speed movement and multipath effect, and a GNSS antenna interface. The impedance of the antenna port is 50Ω.

## 5.1. Main/Rx-diversity Antenna Interfaces

### 5.1.1. Pin Definition

The pin definition of main antenna and Rx-diversity antenna interfaces is shown below.

**Table 26: Pin Definition of the RF Antenna**

Pin Name	Pin No.	I/O	Description	Comment
ANT_MAIN	49	IO	Main antenna pad	50Ω impedance
ANT_DIV	35	AI	Receive diversity antenna pad	50Ω impedance. If unused, keep it open.

### 5.1.2. Operating Frequency

**Table 27: Module Operating Frequencies**

3GPP Band	Transmit	Receive	Unit
GSM850	824~849	869~894	MHz
EGSM900	880~915	925~960	MHz
DCS1800	1710~1785	1805~1880	MHz
PCS1900	1850~1910	1930~1990	MHz
WCDMA B1	1920~1980	2110~2170	MHz

WCDMA B2	1850~1910	1930~1990	MHz
WCDMA B4	1710~1755	2110~2155	MHz
WCDMA B5	824~849	869~894	MHz
WCDMA B6	830~840	875~885	MHz
WCDMA B8	880~915	925~960	MHz
WCDMA B19	830~845	875~890	MHz
LTE-FDD B1	1920~1980	2110~2170	MHz
LTE-FDD B2	1850~1910	1930~1990	MHz
LTE-FDD B3	1710~1785	1805~1880	MHz
LTE-FDD B4	1710~1755	2110~2155	MHz
LTE-FDD B5	824~849	869~894	MHz
LTE-FDD B7	2500~2570	2620~2690	MHz
LTE-FDD B8	880~915	925~960	MHz
LTE-FDD B12	699~716	729~746	MHz
LTE-FDD B13	777~787	746~756	MHz
LTE-FDD B18	815~830	860~875	MHz
LTE-FDD B19	830~845	875~890	MHz
LTE-FDD B20	832~862	791~821	MHz
LTE-FDD B25	1850~1915	1930~1995	MHz
LTE-FDD B26	814~849	859~894	MHz
LTE-FDD B28	703~748	758~803	MHz
LTE-TDD B38	2570~2620	2570~2620	MHz
LTE-TDD B39	1880~1920	1880~1920	MHz
LTE-TDD B40	2300~2400	2300~2400	MHz
LTE-TDD B41	2555~2655	2555~2655	MHz

### 5.1.3. Reference Design of RF Antenna Interface

A reference design of ANT\_MAIN and ANT\_DIV antenna pads is shown as below. A  $\pi$ -type matching circuit should be reserved for better RF performance. The capacitors are not mounted by default.




Figure 32: Reference Circuit of RF Antenna Interface

#### NOTES

1. Keep a proper distance between the main antenna and the Rx-diversity antenna to improve the receiving sensitivity.
2. ANT\_DIV function is enabled by default. **AT+QCFCG="diversity",0** command can be used to disable receive diversity. Please refer to **document [2]** for details.
3. Place the  $\pi$ -type matching components (R1&C1&C2, R2&C3&C4) as close to the antenna as possible.

### 5.1.4. Reference Design of RF Layout

For user's PCB, the characteristic impedance of all RF traces should be controlled as  $50\Omega$ . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, height from the reference ground to the signal layer (H), and the space between the RF trace and the ground (S). Microstrip and coplanar waveguide are typically used in RF layout to control characteristic impedance. The following figures are reference designs of microstrip or coplanar waveguide with different PCB structures.




Figure 33: Microstrip Design on a 2-layer PCB




Figure 34: Coplanar Waveguide Design on a 2-layer PCB




Figure 35: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)




Figure 36: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)

To ensure RF performance and reliability, the following principles should be complied with in RF layout design:

- Use an impedance simulation tool to control the characteristic impedance of RF traces as  $50\Omega$ .
- The GND pins adjacent to RF pins should be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible, and all the right-angle traces should be changed to curved ones.
- There should be clearance area under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground could help to improve RF performance. The distance between the ground vias and RF traces should be no less than two times the width of RF signal traces ( $2*W$ ).

For more details about RF layout, please refer to [document \[6\]](#).

## 5.2. GNSS Antenna Interface

The following tables show pin definition and frequency specification of GNSS antenna interface.

Table 28: Pin Definition of GNSS Antenna Interface

Pin Name	Pin No.	I/O	Description	Comment
ANT_GNSS	47	AI	GNSS antenna	50Ω impedance. If unused, keep it open.

Table 29: GNSS Frequency

Type	Frequency	Unit
GPS/Galileo/QZSS	1575.42±1.023	MHz
GLONASS	1597.5~1605.8	MHz
BeiDou	1561.098±2.046	MHz

A reference design of GNSS antenna is shown as below.




Figure 37: Reference Circuit of GNSS Antenna

**NOTES**

1. An external LDO can be selected to supply power according to the active antenna requirement.
2. If the module is designed with a passive antenna, then the VDD circuit is not needed.

## 5.3. Antenna Installation

### 5.3.1. Antenna Requirement

The following table shows the requirements on main antenna, Rx-diversity antenna and GNSS antenna.

Table 30: Antenna Requirements

Type	Requirements
GNSS <sup>1)</sup>	<p>Frequency range: 1559MHz~1609MHz            Polarization: RHCP or linear            VSWR: &lt;2 (Typ.)            Passive antenna gain: &gt;0dBi            Active antenna noise figure: &lt;1.5dB            Active antenna gain: &gt;-2dBi            Active antenna embedded LNA gain: 20dB (Typ.)            Active antenna total gain: &gt;18dBi (Typ.)</p>
GSM/UMTS/LTE	<p>VSWR: <math>\leq 2</math>            Gain (dBi): 1            Max input power (W): 50            Input impedance (<math>\Omega</math>): 50            Polarization type: Vertical            Cable insertion loss: &lt;1dB            (GSM850, EGSM900, WCDMA B5/B6/B8/B19,            LTE B5/B8/B12/B13/B18/B19/B20/B26/B28)            Cable insertion loss: &lt;1.5dB            (DCS1800, PCS1900, WCDMA B1/B2/B4,            LTE B1/B2/B3/B4/B25/B39)            Cable insertion loss &lt;2dB            (LTE B7/B38/B40/B41)</p>

**NOTE**

<sup>1)</sup> It is recommended to use a passive GNSS antenna when LTE B13 or B14 is supported, as the use of active antenna may generate harmonics which will affect the GNSS performance.

### 5.3.2. Recommended RF Connector for Antenna Installation

If RF connector is used for antenna connection, it is recommended to use U.FL-R-SMT connector provided by Hirose.




Figure 38: Dimensions of the U.FL-R-SMT Connector (Unit: mm)

U.FL-LP serial connectors listed in the following figure can be used to match the U.FL-R-SMT.

Part No.	U.FL-LP-040	U.FL-LP-066	U.FL-LP(V)-040	U.FL-LP-062	U.FL-LP-088
Mated Height	2.5mm Max. (2.4mm Nom.)	2.5mm Max. (2.4mm Nom.)	2.0mm Max. (1.9mm Nom.)	2.4mm Max. (2.3mm Nom.)	2.4mm Max. (2.3mm Nom.)
Applicable cable	Dia. 0.81mm Coaxial cable	Dia. 1.13mm and Dia. 1.32mm Coaxial cable	Dia. 0.81mm Coaxial cable	Dia. 1mm Coaxial cable	Dia. 1.37mm Coaxial cable
Weight (mg)	53.7	59.1	34.8	45.5	71.7
RoHS			YES		

Figure 39: Mechanics of U.FL-LP Connectors

The following figure describes the space factor of mated connector.




Figure 40: Space Factor of Mated Connector (Unit: mm)

For more details, please visit <http://hirose.com>.

# 6 Electrical, Reliability and Radio Characteristics

## 6.1. Absolute Maximum Ratings

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

**Table 31: Absolute Maximum Ratings**

Parameter	Min.	Max.	Unit
VBAT_RF/VBAT_BB	-0.3	4.7	V
USB_VBUS	-0.3	5.5	V
Peak Current of VBAT_BB	0	0.8	A
Peak Current of VBAT_RF	0	1.8	A
Voltage at Digital Pins	-0.3	2.3	V
Voltage at ADC0	0	VBAT_BB	V
Voltage at ADC1	0	VBAT_BB	V

## 6.2. Power Supply Ratings

Table 32: The Module Power Supply Ratings

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
VBAT	VBAT_BB and VBAT_RF	The actual input voltages must stay between the minimum and maximum values.	3.3	3.8	4.3	V
	Voltage drop during burst transmission	Maximum power control level on EGSM900.			400	mV
I <sub>VBAT</sub>	Peak supply current (during transmission slot)	Maximum power control level on EGSM900.		1.8	2.0	A
USB_VBUS	USB detection		3.0	5.0	5.25	V

## 6.3. Operation and Storage Temperatures

The operation and storage temperatures are listed in the following table.

Table 33: Operation and Storage Temperatures

Parameter	Min.	Typ.	Max.	Unit
Operation Temperature Range <sup>1)</sup>	-35	+25	+75	°C
Extended Operation Range <sup>2)</sup>	-40		+85	°C
Storage Temperature Range	-40		+90	°C

### NOTES

- <sup>1)</sup> Within operation temperature range, the module is 3GPP compliant.
- <sup>2)</sup> Within extended temperature range, the module remains the ability to establish and maintain a voice, SMS, data transmission, emergency call, etc. There is no unrecoverable malfunction. There are also no effects on radio spectrum and no harm to radio network. Only one or more parameters like P<sub>out</sub> might reduce in their value and exceed the specified tolerances. When the temperature returns to the normal operation temperature levels, the module will meet 3GPP specifications again.

## 6.4. Current Consumption

Table 34: EG25-G Current Consumption

Parameter	Description	Conditions	Typ.	Unit	
I <sub>VBAT</sub>	Sleep state	OFF state	Power down	15	uA
		AT+CFUN=0 (USB disconnected)	1.8	mA	
		GSM @DRX=2 (USB disconnected)	2.9	mA	
		GSM @DRX=5 (USB disconnected)	2.4	mA	
		GSM @DRX=5 (USB suspended)	2.5	mA	
		GSM @DRX=9 (USB disconnected)	2.3	mA	
		DCS @DRX=2 (USB disconnected)	2.9	mA	
		DCS @DRX=5 (USB disconnected)	2.4	mA	
		DCS @DRX=5 (USB suspended)	2.5	mA	
		DCS @DRX=9 (USB disconnected)	2.3	mA	
		WCDMA @PF=64 (USB disconnected)	2.7	mA	
		WCDMA @PF=64 (USB suspended)	2.9	mA	
		WCDMA @PF=128 (USB disconnected)	2.3	mA	
		WCDMA @PF=256 (USB disconnected)	2.1	mA	
		WCDMA @PF=512 (USB disconnected)	2.0	mA	
		LTE-FDD @PF=32 (USB disconnected)	4.3	mA	
		LTE-FDD @PF=64 (USB disconnected)	3.2	mA	
		LTE-FDD @PF=64 (USB suspended)	3.4	mA	
		LTE-FDD @PF=128 (USB disconnected)	2.7	mA	
		LTE-FDD @PF=256 (USB disconnected)	2.4	mA	
		LTE-TDD @PF=32 (USB disconnected)	4.6	mA	
		LTE-TDD @PF=64 (USB disconnected)	3.3	mA	

Idle state	LTE-TDD @PF=64 (USB suspended)	3.5	mA
	LTE-TDD @PF=128 (USB disconnected)	2.7	mA
	LTE-TDD @PF=256 (USB disconnected)	2.4	mA
	EGSM @DRX=5 (USB disconnected)	12	mA
	EGSM @DRX=5 (USB connected)	22	mA
	WCDMA @PF=64 (USB disconnected)	12	mA
	WCDMA @PF=64 (USB connected)	24	mA
	LTE-FDD @PF=64 (USB disconnected)	18	mA
	LTE-FDD @PF=64 (USB connected)	29	mA
	LTE-TDD @ PF=64 (USB disconnected)	18	mA
GPRS data transfer (GNSS OFF)	LTE-TDD @ PF=64 (USB connected)	29	mA
	GSM900 4DL/1UL @32.5dBm	280	mA
	GSM900 3DL/2UL @32dBm	530	mA
	GSM900 2DL/3UL @30dBm	601	mA
	GSM900 1DL/4UL @29dBm	658	mA
	GSM850 4DL/1UL @32.5dBm	285	mA
	GSM850 3DL/2UL @32dBm	532	mA
	GSM850 2DL/3UL @30dBm	610	mA
	GSM850 1DL/4UL @29dBm	680	mA
	DCS1800 4DL/1UL @29.5dBm	162	mA
GPRS data transfer (GNSS OFF)	DCS1800 3DL/2UL @29dBm	271	mA
	DCS1800 2DL/3UL @27dBm	365	mA
	DCS1800 1DL/4UL @26dBm	460	mA
	PCS1900 4DL/1UL @29.5dBm	170	mA
	PCS1900 3DL/2UL @29dBm	310	mA
	PCS1900 2DL/3UL @27dBm	400	mA
	PCS1900 1DL/4UL @26dBm	480	mA

EDGE data transfer (GNSS OFF)	GSM900 4DL/1UL @27dBm	180	mA
	GSM900 3DL/2UL @26dBm	340	mA
	GSM900 2DL/3UL @24dBm	460	mA
	GSM900 1DL/4UL @23dBm	576	mA
	GSM850 4DL/1UL @27dBm	190	mA
	GSM850 3DL/2UL @26dBm	350-	mA
	GSM850 2DL/3UL @24dBm	465	mA
	GSM850 1DL/4UL @23dBm	573	mA
	DCS1800 4DL/1UL @26dBm	200	mA
	DCS1800 3DL/2UL @25dBm	371	mA
	DCS1800 2DL/3UL @23dBm	522	mA
	DCS1800 1DL/4UL @22dBm	670	mA
	PCS1900 4DL/1UL @26dBm	210	mA
	PCS1900 3DL/2UL @25dBm	370	mA
	PCS1900 2DL/3UL @23dBm	525	mA
	PCS1900 1DL/4UL @22dBm	670	mA
WCDMA data transfer (GNSS OFF)	WCDMA B1 HSDPA @21dBm	546	mA
	WCDMA B1 HSUPA @20.5dBm	530	mA
	WCDMA B2 HSDPA @21dBm	580	mA
	WCDMA B2 HSUPA @20.5dBm	560	mA
	WCDMA B4 HSDPA @21dBm	565	mA
	WCDMA B4 HSUPA @20.5dBm	540	mA
	WCDMA B5 HSDPA @21dBm	530	mA
	WCDMA B5 HSUPA @20.5dBm	505	mA
	WCDMA B6 HSDPA @21dBm	532	mA
	WCDMA B6 HSUPA @20.5dBm	510	mA
	WCDMA B8 HSDPA @21dBm	550	mA

LTE data transfer (GNSS OFF)	WCDMA B8 HSUPA @20.5dBm	520	mA
	WCDMA B19 HSDPA @21dBm	510	mA
	WCDMA B19 HSUPA @20.5dBm	490	mA
	LTE-FDD B1 @22.3dBm	743	mA
	LTE-FDD B2 @22.3dBm	736	mA
	LTE-FDD B3 @22.3dBm	730	mA
	LTE-FDD B4 @22.3dBm	725	mA
	LTE-FDD B5 @22.3dBm	600	mA
	LTE-FDD B7 @22.3dBm	746	mA
	LTE-FDD B8 @22.3dBm	648	mA
	LTE-FDD B12 @22.3dBm	600	mA
	LTE-FDD B13 @22.3dBm	690	mA
	LTE-FDD B18 @22.3dBm	710	mA
	LTE-FDD B19 @22.3dBm	680	mA
	LTE-FDD B20 @22.3dBm	730	mA
	LTE-FDD B25 @22.3dBm	750	mA
	LTE-FDD B26 @22.3dBm	690	mA
	LTE-FDD B28 @22.3dBm	710	mA
GSM voice call	LTE-TDD B38 @22.3dBm	490	mA
	LTE-TDD B39 @22.3dBm	435	mA
	LTE-TDD B40 @22.3dBm	470	mA
	LTE-TDD B41 @22.3dBm	490	mA
	GSM900PCL=5 @32.5dBm	290	mA
	GSM900PCL=12 @19.5dBm	140	mA
	GSM900PCL=19 @5.5dBm	110	mA
	GSM850PCL=5 @32.5dBm	300	mA
	GSM850PCL=12 @19.5dBm	160	mA

WCDMA voice call	GSM850PCL=19 @5.5dBm	125	mA
	DCS1800 PCL=0 @29.5dBm	180	mA
	DCS1800 PCL=7 @16.5dBm	152	mA
	DCS1800 PCL=15 @0.5dBm	135	mA
	PCS1900 PCL=0 @29.5dBm	190	mA
	PCS1900 PCL=7 @16.5dBm	162	mA
	PCS1900 PCL=15 @0.5dBm	143	mA
	WCDMA B1 @22.5dBm	605	mA
	WCDMA B2 @22.5dBm	630	mA
	WCDMA B4 @22.5dBm	550	mA

Table 35: GNSS Current Consumption of EG25-G Module

Parameter	Description	Conditions	Typ.	Unit
I <sub>VBAT</sub> (GNSS)	Searching (AT+CFUN=0)	Cold start @Passive Antenna	47	mA
		Lost state @Passive Antenna	47	mA
I <sub>VBAT</sub> (GNSS)	Tracking (AT+CFUN=0)	Instrument Environment	25	mA
		Open Sky @Passive Antenna	30	mA
		Open Sky @Active Antenna	29	mA

## 6.5. RF Output Power

The following table shows the RF output power of EG25-G module.

**Table 36: RF Output Power**

Frequency	Max.	Min.
GSM850/EGSM900	33dBm±2dB	5dBm±5dB
DCS1800/PCS1900	30dBm±2dB	0dBm±5dB
DCS1800/PCS1900 (8-PSK)	26dBm±3dB	0dBm±5dB
GSM850/EGSM900	33dBm±2dB	5dBm±5dB
WCDMA B1/B2/B4/B5/B6/B8/B19	24dBm+1/-3dB	<-49dBm
LTE-FDD B1/B2/B3/B4/B5/B7/B8/B12/B13/B18/B19/B20/B25/B26/B28	23dBm±2dB	<-39dBm
LTE-TDD B38/B39/B40/B41	23dBm±2dB	<-39dBm

**NOTE**

In GPRS 4 slots TX mode, the maximum output power is reduced by 3dB. The design conforms to the GSM specification as described in **Chapter 13.16** of 3GPP TS 51.010-1.

## 6.6. RF Receiving Sensitivity

The following tables show conducted RF receiving sensitivity of EG25-G module.

**Table 37: EG25-G Conducted RF Receiving Sensitivity**

Frequency	Primary	Diversity	SIMO	3GPP (SIMO)
GSM900MHz	-108dBm	NA	NA	-102dBm
GSM850MHz	-108dBm	NA	NA	-102dBm
DCS1800MHz	-107.4dBm	NA	NA	-102dBm

PCS1900MHz	-107.5dBm	NA	NA	-102dBm
WCDMA B1	-108.2dBm	-108.5dBm	-109.2dBm	-106.7dBm
WCDMA B2	-109.5dBm	-109dBm	-110dBm	-104.7dBm
WCDMA B4	-108.5dBm	-109dBm	-109.7dBm	-106.7dBm
WCDMA B5	-109.2dBm	-109.5dBm	-110.4dBm	-104.7dBm
WCDMA B6	-109dBm	-109.5dBm	-110.5dBm	-106.7dBm
WCDMA B8	-109.5dBm	-109.5dBm	-110.5dBm	-103.7dBm
WCDMA B19	-109dBm	-109.5dBm	-110.1dBm	-106.7dBm
LTE-FDD B1 (10M)	-97.3dBm	-98.3dBm	-99.5dBm	-96.3dBm
LTE-FDD B2 (10M)	-98dBm	-99dBm	-99.9dBm	-94.3dBm
LTE-FDD B3 (10M)	-97.5dBm	-98.1dBm	-99.7dBm	-93.3dBm
LTE-FDD B4 (10M)	-97.8dBm	-98.2dBm	-99.7dBm	-96.3dBm
LTE-FDD B5 (10M)	-98dBm	-98.5dBm	-99.9dBm	-94.3dBm
LTE-FDD B7 (10M)	-97.3dBm	-97.6dBm	-99.2dBm	-94.3dBm
LTE-FDD B8 (10M)	-98dBm	-98dBm	-99.8dBm	-93.3dBm
LTE-FDD B12 (10M)	-98dBm	-98.3dBm	-99.8dBm	-93.3dBm
LTE-FDD B13 (10M)	-98dBm	-98dBm	-99.5dBm	-93.3dBm
LTE-FDD B18 (10M)	-98dBm	-99.4dBm	-100dBm	-96.3dBm
LTE-FDD B19 (10M)	-98dBm	-98.8dBm	-99.9dBm	-96.3dBm
LTE-FDD B20 (10M)	-98dBm	-98.8dBm	-99.8dBm	-93.3dBm
LTE-FDD B25 (10M)	-98dBm	-98.4dBm	-100dBm	-92.8dBm
LTE-FDD B26 (10M)	-98dBm	-98.3dBm	-99.5dBm	-93.8dBm
LTE-FDD B28 (10M)	-98.1dBm	-98.5dBm	-99.6dBm	-94.8dBm
LTE-TDD B38 (10M)	-97.5dBm	-97.5dBm	-99dBm	-96.3dBm
LTE-TDD B39 (10M)	-98dBm	-98.2dBm	-99.5dBm	-96.3dBm

LTE-TDD B40 (10M)	-97.8dBm	-97.5dBm	-99.2dBm	-96.3dBm
LTE-TDD B41 (10M)	-97.3dBm	-97.4dBm	-99dBm	-94.3dBm

## 6.7. Electrostatic Discharge

The module is not protected against electrostatics discharge (ESD) in general. Consequently, it is subject to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module.

The following table shows the module's electrostatic discharge characteristics.

**Table 38: Electrostatics Discharge Characteristics (25°C, 45% Relative Humidity)**

Tested Points	Contact Discharge	Air Discharge	Unit
VBAT, GND	±10	±16	kV
All Antenna Interfaces	±10	±16	kV
Other Interfaces	±0.5	±1	kV


## 6.8. Thermal Consideration

In order to achieve better performance of the module, it is recommended to comply with the following principles for thermal consideration:


- On customers' PCB design, please keep placement of the module away from heating sources, especially high power components such as ARM processor, audio power amplifier, power supply, etc.
- Do not place components on the opposite side of the PCB area where the module is mounted, in order to facilitate adding of heatsink when necessary.
- Do not apply solder mask on the opposite side of the PCB area where the module is mounted, so as to ensure better heat dissipation performance.
- The reference ground of the area where the module is mounted should be complete, and add ground vias as many as possible for better heat dissipation.
- Make sure the ground pads of the module and PCB are fully connected.
- According to customers' application demands, the heatsink can be mounted on the top of the module, or the opposite side of the PCB area where the module is mounted, or both of them.

- The heatsink should be designed with as many fins as possible to increase heat dissipation area. Meanwhile, a thermal pad with high thermal conductivity should be used between the heatsink and module/PCB.

The following shows two kinds of heatsink designs for reference and customers can choose one or both of them according to their application structure.



**Figure 41: Referenced Heatsink Design (Heatsink at the Top of the Module)**



**Figure 42: Referenced Heatsink Design (Heatsink at the Backside of Customers' PCB)**

**NOTES**

1. The module offers the best performance when the internal BB chip stays below 105°C. When the maximum temperature of the BB chip reaches or exceeds 105°C, the module works normal but provides reduced performance (such as RF output power, data rate, etc.). When the maximum BB chip temperature reaches or exceeds 115°C, the module will disconnect from the network, and it will recover to network connected state after the maximum temperature falls below 115°C. Therefore, the thermal design should be maximally optimized to make sure the maximum BB chip temperature always maintains below 105°C. Customers can execute **AT+QTEMP** command and get the maximum BB chip temperature from the first returned value.
2. For more detailed guidelines on thermal design, please refer to **document [7]**.

# 7 Mechanical Dimensions

This chapter describes the mechanical dimensions of the module. All dimensions are measured in mm. The tolerances for dimensions without tolerance values are  $\pm 0.05$ mm.

## 7.1. Mechanical Dimensions of the Module





Figure 43: Module Top and Side Dimensions



**Figure 44: Module Bottom Dimensions (Bottom View)**

## 7.2. Recommended Footprint




Figure 45: Recommended Footprint (Top View)

### NOTES

1. The keepout area should not be designed.
2. For easy maintenance of the module, please keep about 3mm between the module and other components in the host PCB.
3. EG25-G share the same recommended footprint with EC25, but different recommended stencil. Refer to **document [4]** for more information.

### 7.3. Design Effect Drawings of the Module



Figure 46: Top View of the Module




Figure 47: Bottom View of the Module

**NOTE**

These are design effect drawings of EG25-G module. For more accurate pictures, please refer to the module that you get from Quectel.

# 8 Storage, Manufacturing and Packaging

## 8.1. Storage

EG25-G is stored in a vacuum-sealed bag. It is rated at MSL 3, and its storage restrictions are listed below.

1. Shelf life in vacuum-sealed bag: 12 months at <40°C/90%RH.
2. After the vacuum-sealed bag is opened, devices that will be subjected to reflow soldering or other high temperature processes must be:
  - Mounted within 168 hours at the factory environment of ≤30°C/60%RH.
  - Stored at <10% RH.
3. Devices require bake before mounting, if any circumstances below occurs:
  - When the ambient temperature is  $23^{\circ}\text{C} \pm 5^{\circ}\text{C}$  and the humidity indicator card shows the humidity is >10% before opening the vacuum-sealed bag.
  - Device mounting cannot be finished within 168 hours at factory conditions of ≤30°C/60%RH.
4. If baking is required, devices may be baked for 8 hours at  $120^{\circ}\text{C} \pm 5^{\circ}\text{C}$ .

**NOTE**

As the plastic package cannot be subjected to high temperature, it should be removed from devices before high temperature ( $120^{\circ}\text{C}$ ) baking. If shorter baking time is desired, please refer to *IPC/JEDECJ-STD-033* for baking procedure.

## 8.2. Manufacturing and Soldering

Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. The force on the squeegee should be adjusted properly so as to produce a clean stencil surface on a single pass. To ensure the module soldering quality, the thickness of stencil for the module is recommended to be 0.15mm~0.18mm. For more details, please refer to [document \[4\]](#).

It is suggested that the peak reflow temperature is 240°C ~245°C, and the absolute maximum reflow temperature is 245°C. To avoid damage to the module caused by repeated heating, it is strongly recommended that the module should be mounted after reflow soldering for the other side of PCB has been completed. The recommended reflow soldering thermal profile (lead-free reflow soldering) and related parameters are shown below.




Figure 48: Reflow Soldering Thermal Profile

Table 39: Recommended Thermal Profile Parameters

Factor	Recommendation
<b>Soak Zone</b>	
Max slope	1 to 3°C/sec
Soak time (between A and B: 150°C and 200°C)	60 to 120 sec
<b>Reflow Zone</b>	


Max slope	2 to 3°C/sec
Reflow time (D: over 220°C)	40 to 60 sec
Max temperature	240°C ~ 245°C
Cooling down slope	1 to 4°C/sec

### Reflow Cycle

Max reflow cycle	1
------------------	---

## 8.3. Packaging

EG25-G is packaged in tape and reel carriers. Each reel is 11.88m long and contains 250pcs modules. The figure below shows the package details, measured in mm.






Figure 49: Tape and Reel Specifications

# 9 Appendix A References

**Table 40: Related Documents**

SN	Document Name	Remark
[1]	Quectel_EC2x&EGxx&EM05_Power_Management_Application_Note	Power management application note for EC25, EC21, EC20 R2.0, EC20 R2.1, EG95, EG91, EG25-G and EM05 modules
[2]	Quectel_EG25-G_AT_Commands_Manual	EG25-G AT Commands Manual
[3]	Quectel_EC2x&EGxx&EM05_GNSS_AT_Commands_Manual	GNSS AT Commands Manual for EC25, EC21, EC20 R2.0, EC20 R2.1, EG95, EG91, EG25-G and EM05 modules
[4]	Quectel_Module_Secondary_SMT_User_Guide	Module Secondary SMT User Guide
[5]	Quectel_EG25-G_Reference_Design	EG25-G Reference Design
[6]	Quectel_RF_Layout_Application_Note	RF Layout Application Note
[7]	Quectel_LTE_Module_Thermal_Design_Guide	Thermal design guide for LTE modules including EC25, EC21, EC20 R2.0, EC20 R2.1, EG91, EG95, EG25-G, EP06, EG06, EM06 and AG35.

**Table 41: Terms and Abbreviations**

Abbreviation	Description
AMR	Adaptive Multi-rate
bps	Bits Per Second
CHAP	Challenge Handshake Authentication Protocol
CS	Coding Scheme

CSD	Circuit Switched Data
CTS	Clear To Send
DC-HSPA+	Dual-carrier High Speed Packet Access
DFOTA	Delta Firmware Upgrade Over The Air
DL	Downlink
DTR	Data Terminal Ready
DTX	Discontinuous Transmission
EFR	Enhanced Full Rate
ESD	Electrostatic Discharge
FDD	Frequency Division Duplex
FR	Full Rate
GLONASS	GLObalnaya NAVigatsionnaya Sputnikovaya Sistema, the Russian Global Navigation Satellite System
GMSK	Gaussian Minimum Shift Keying
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
GSM	Global System for Mobile Communications
HR	Half Rate
HSPA	High Speed Packet Access
HSDPA	High Speed Downlink Packet Access
HSUPA	High Speed Uplink Packet Access
I/O	Input/Output
Inorm	Normal Current
LED	Light Emitting Diode
LNA	Low Noise Amplifier
LTE	Long Term Evolution

MIMO	Multiple Input Multiple Output
MO	Mobile Originated
MS	Mobile Station (GSM engine)
MT	Mobile Terminated
PAP	Password Authentication Protocol
PCB	Printed Circuit Board
PDU	Protocol Data Unit
PF	Paging Frame
PPP	Point-to-Point Protocol
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying
RF	Radio Frequency
RHCP	Right Hand Circularly Polarized
Rx	Receive
SGMII	Serial Gigabit Media Independent Interface
SIM	Subscriber Identification Module
SIMO	Single Input Multiple Output
SMS	Short Message Service
TDD	Time Division Duplexing
TDMA	Time Division Multiple Access
TD-SCDMA	Time Division-Synchronous Code Division Multiple Access
TX	Transmitting Direction
UL	Uplink
UMTS	Universal Mobile Telecommunications System
URC	Unsolicited Result Code

(U)SIM	(Universal )Subscriber Identity Module
Vmax	Maximum Voltage Value
Vnorm	Normal Voltage Value
Vmin	Minimum Voltage Value
V <sub>IH</sub> max	Maximum Input High Level Voltage Value
V <sub>IH</sub> min	Minimum Input High Level Voltage Value
V <sub>IL</sub> max	Maximum Input Low Level Voltage Value
V <sub>IL</sub> min	Minimum Input Low Level Voltage Value
V <sub>I</sub> max	Absolute Maximum Input Voltage Value
V <sub>I</sub> min	Absolute Minimum Input Voltage Value
V <sub>OH</sub> max	Maximum Output High Level Voltage Value
V <sub>OH</sub> min	Minimum Output High Level Voltage Value
V <sub>OL</sub> max	Maximum Output Low Level Voltage Value
V <sub>OL</sub> min	Minimum Output Low Level Voltage Value
VSWR	Voltage Standing Wave Ratio
WCDMA	Wideband Code Division Multiple Access
WLAN	Wireless Local Area Network

# 10 Appendix B GPRS Coding Schemes

Table 42: Description of Different Coding Schemes

Scheme	CS-1	CS-2	CS-3	CS-4
<b>Code Rate</b>	1/2	2/3	3/4	1
<b>USF</b>	3	3	3	3
<b>Pre-coded USF</b>	3	6	6	12
<b>Radio Block excl.USF and BCS</b>	181	268	312	428
<b>BCS</b>	40	16	16	16
<b>Tail</b>	4	4	4	-
<b>Coded Bits</b>	456	588	676	456
<b>Punctured Bits</b>	0	132	220	-
<b>Data Rate Kb/s</b>	9.05	13.4	15.6	21.4

# 11 Appendix C GPRS Multi-slot Classes

Twenty-nine classes of GPRS multi-slot modes are defined for MS in GPRS specification. Multi-slot classes are product dependent, and determine the maximum achievable data rates in both the uplink and downlink directions. Written as 3+1 or 2+2, the first number indicates the amount of downlink timeslots, while the second number indicates the amount of uplink timeslots. The active slots determine the total number of slots the GPRS device can use simultaneously for both uplink and downlink communications.

The description of different multi-slot classes is shown in the following table.

**Table 43: GPRS Multi-slot Classes**

Multislot Class	Downlink Slots	Uplink Slots	Active Slots
1	1	1	2
2	2	1	3
3	2	2	3
4	3	1	4
5	2	2	4
6	3	2	4
7	3	3	4
8	4	1	5
9	3	2	5
10	4	2	5
11	4	3	5
12	4	4	5
13	3	3	NA

14	4	4	NA
15	5	5	NA
16	6	6	NA
17	7	7	NA
18	8	8	NA
19	6	2	NA
20	6	3	NA
21	6	4	NA
22	6	4	NA
23	6	6	NA
24	8	2	NA
25	8	3	NA
26	8	4	NA
27	8	4	NA
28	8	6	NA
29	8	8	NA
30	5	1	6
31	5	2	6
32	5	3	6
33	5	4	6

# 12 Appendix D EDGE Modulation and Coding Schemes

Table 44: EDGE Modulation and Coding Schemes

Coding Scheme	Modulation	Coding Family	1 Timeslot	2 Timeslot	4 Timeslot
CS-1:	GMSK	/	9.05kbps	18.1kbps	36.2kbps
CS-2:	GMSK	/	13.4kbps	26.8kbps	53.6kbps
CS-3:	GMSK	/	15.6kbps	31.2kbps	62.4kbps
CS-4:	GMSK	/	21.4kbps	42.8kbps	85.6kbps
MCS-1	GMSK	C	8.80kbps	17.60kbps	35.20kbps
MCS-2	GMSK	B	11.2kbps	22.4kbps	44.8kbps
MCS-3	GMSK	A	14.8kbps	29.6kbps	59.2kbps
MCS-4	GMSK	C	17.6kbps	35.2kbps	70.4kbps
MCS-5	8-PSK	B	22.4kbps	44.8kbps	89.6kbps
MCS-6	8-PSK	A	29.6kbps	59.2kbps	118.4kbps
MCS-7	8-PSK	B	44.8kbps	89.6kbps	179.2kbps
MCS-8	8-PSK	A	54.4kbps	108.8kbps	217.6kbps
MCS-9	8-PSK	A	59.2kbps	118.4kbps	236.8kbps

# 13 IC & FCC Requirement

## FCC Certification Requirements.

According to the definition of mobile and fixed device is described in Part 2.1091(b), this device is a mobile device.

And the following conditions must be met:

1. This Modular Approval is limited to OEM installation for mobile and fixed applications only. The antenna installation and operating configurations of this transmitter, including any applicable source-based timeaveraging

duty factor, antenna gain and cable loss must satisfy MPE categorical Exclusion Requirements of 2.1091.

2. The EUT is a mobile device; maintain at least a 20 cm separation between the EUT and the user's body

and must not transmit simultaneously with any other antenna or transmitter.

3. A label with the following statements must be attached to the host end product: This device contains FCC ID: XMR201903EG25G

4. To comply with FCC regulations limiting both maximum RF output power and human exposure to RF radiation, maximum antenna gain (including cable loss) must not exceed:

Operating Band	FCC Max Antenna Gain ( dBi )	IC Max Antenna Gain ( dBi )
GSM850	8.60	7.44
GSM1900	10.19	10.19
WCDMA BAND II	8.00	8.00
WCDMA BAND IV	5.00	5.00
WCDMA BAND V	9.42	8.26
LTE BAND 2	8.00	8.00
LTE BAND 4	5.00	5.00
LTE BAND 5	9.41	8.25
LTE BAND 7	8.00	8.00
LTE BAND 12	8.70	7.76
LTE BAND 13	9.16	8.09
LTE BAND 25	8.00	8.00
LTE BAND 26(814-824)	9.36	NA
LTE BAND 26(824-849)	9.41	8.25
LTE BAND 38	8.00	8.00
LTE BAND 41	8.00	8.00

5. This module must not transmit simultaneously with any other antenna or transmitter

6. The host end product must include a user manual that clearly defines operating requirements and conditions that must be observed to ensure compliance with current FCC RF exposure guidelines.

For portable devices, in addition to the conditions 3 through 6 described above, a separate approval is required to satisfy the SAR requirements of FCC Part 2.1093

If the device is used for other equipment that separate approval is required for all other operating configurations, including portable configurations with respect to 2.1093 and different antenna configurations.

For this device, OEM integrators must be provided with labeling instructions of finished products.

Please refer to KDB784748 D01 v07, section 8. Page 6/7 last two paragraphs:

A certified modular has the option to use a permanently affixed label, or an electronic label. For a permanently affixed label, the module must be labeled with an FCC ID - Section 2.926 (see 2.2 Certification (labeling requirements) above). The OEM manual must provide clear instructions explaining to the OEM the labeling requirements, options and OEM user manual instructions that are required (see next paragraph).

For a host using a certified modular with a standard fixed label, if (1) the module's FCC ID is not visible when installed in the host, or (2) if the host is marketed so that end users do not have straightforward commonly used methods for access to remove the module so that the FCC ID of the module is visible; then an additional permanent label referring to the enclosed module: "Contains Transmitter Module FCC ID: XMR201903EG25G" or "Contains FCC ID: XMR201903EG25G" must be used. The host OEM user manual must also contain clear instructions on how end users can find and/or access the module and the FCC ID.

The final host / module combination may also need to be evaluated against the FCC Part 15B criteria for unintentional radiators in order to be properly authorized for operation as a Part 15 digital device. The user's manual or instruction manual for an intentional or unintentional radiator shall caution the user that changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment. In cases where the manual is provided only in a form other than paper, such as on a computer disk or over the Internet, the information required by this section may be included in the manual in that alternative form, provided the user can reasonably be expected to have the capability to access information in that form.

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the manufacturer could void the user's authority to operate the equipment.

To ensure compliance with all non-transmitter functions the host manufacturer is responsible for ensuring compliance with the module(s) installed and fully operational. For example, if a host was previously authorized as an unintentional radiator under the Supplier's Declaration of Conformity procedure without a transmitter certified module and a module is added, the host manufacturer is responsible for ensuring that the after the module is installed and operational the host continues to be compliant with the Part 15B unintentional radiator requirements.

### **Manual Information To the End User**

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.

### **IC Statement**

#### **IRSS-GEN**

"This device complies with Industry Canada's licence-exempt RSSs. Operation is subject to the following two conditions: (1) This device may not cause interference; and (2) This device must accept any

interference, including interference that may cause undesired operation of the device." or "Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes :

1) l'appareil ne doit pas produire de brouillage; 2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement."

#### Déclaration sur l'exposition aux rayonnements RF

L'autre utilisé pour l'émetteur doit être installé pour fournir une distance de séparation d'au moins 20 cm de toutes les personnes et ne doit pas être colocalisé ou fonctionner conjointement avec une autre antenne ou un autre émetteur.

The host product shall be properly labeled to identify the modules within the host product.

The Innovation, Science and Economic Development Canada certification label of a module shall be clearly visible at all times when installed in the host product; otherwise, the host product must be labeled to display the Innovation, Science and Economic Development Canada certification number for the module, preceded by the word "Contains" or similar wording expressing the same meaning, as follows: "Contains IC: 10224A-201903EG25G" or "where: 10224A-201903EG25G is the module's certification number".

Le produit hôte doit être correctement étiqueté pour identifier les modules dans le produit hôte.

L'étiquette de certification d'Innovation, Sciences et Développement économique Canada d'un module doit être clairement visible en tout temps lorsqu'il est installé dans le produit hôte; sinon, le produit hôte doit porter une étiquette indiquant le numéro de certification d'Innovation, Sciences et Développement économique Canada pour le module, précédé du mot «Contient» ou d'un libellé semblable exprimant la même signification, comme suit:

"Contient IC: 10224A-201903EG25G " ou "où: 10224A-201903EG25G est le numéro de certification du module".