




TENDA		
N60		
Size B	Document Number	Rev 1.0
DDR2		
Date:	Wednesday, April 25, 2012	Sheet 5 of 18



NOTE: If both the USB port and HSIC port are not used in a design, then make the following changes to the schematic:

- 1) Completely removed all the components connected to the USB and HSIC pins.
- 2) Connect all the pins on the left side of the above symbol to GROUND.
- 3) Leave all the pins on the right side of the above symbol floating.

NOTE: If the USB port is used but not the HSIC port, then make the following changes to the schematic:

- 1) Connect the HSIC_DVDD1P2 to 1.2V.
- 2) Connect the HSIC_DGND pins to GROUND.
- 3) Leave the HSIC_DATA, HSIC_STROBE, and HSIC_COMP pins floating.


NOTE: If the USB port is not used but the HSIC port used, then make the following changes to the schematic:

- 1) Connect the USB power and ground pins as shown above.
- 2) Leave the USB_RREF, USB20H_CTL1, USB20H_DP, and USB20H_DM pins floating.


Routing rules for the HSIC traces:

Route each of these traces on the top layer only - no vias!
 Each is a 50ohm microstrip.
 Keep each trace at least 20mils away from any other copper on the top layer.
 Max trace length is 10cm (3.94 inches) maximum. Less than 5cm (1.97 inches) is best.
 Maximum capacitance to ground: 15pF
 Maximum skew between DATA and STROBE: 15ps = 100mils. Less than +/-50mils is best.


TENDA		
N60		
File	Document Number	Rev
Size	Flash, USB, HSIC	1.0
Custom		
Date:	Wednesday, April 25, 2012	Sheet 6 of 18




Place the RC filters very close to the RF switch.



Place the RC filters very close to the RF switch.








TENDA		
Title N60		
Size B	Document Number 53125 Power	Rev 1.0
Date: Wednesday, April 25, 2012	Sheet 9	of 18

**1.2V @ 1A
For 53125 Only.**

NOTE: 53125 has an absolute maximum limit of 1.26V on it's 1.2V pins.





LED Functions
1S Link/Activity
100M Link/Activity
10M Link/Activity
Duplex (not used)





Strap Pin	Function	Setting	Default	LED Polarity
IMP_VOL_SEL	Voltage used when IMP port is in RGMII mode: 0=2.5V 1=1.5V	0*	0	-
RGMII_VOL_SEL	Voltage used when Port 5 is in RGMII mode: 0=2.5V 1=1.5V	0*	0	-
GMII_LED_SEL	Port 5 signal select: 0=Port 5 signals 1=LED outputs	1	0	-
EN_8051	Enable the embedded 8051 microcontroller: 0=Disable, 1=Enable	0	1	-
MII_DUMB_FWDG_EN	IMP port configuration: 0=Require special header for all traffic 1=Forward all traffic	1*	1	LED0: low
LEDMODE[1:0]	LED Mode (see datasheet for settings)	10	10	LED2: low
SYS_FREQ[1:0]	System clock: 00: 83MHz 01: 91MHz 10: 100MHz 11: 111MHz	10*	10	LED3: low
GMII_MODE[1:0]	Interface Mode for WAN/port 5: 00: RGMII, 01: MII, 10: RvMII, 11: GMII	11*	11	LED4: low LED5: low
IMP_MODE[1:0]	IMP Port Mode: 00: RGMII 01:MII 10: RvMII 11:GMII	00	11	LED6: high LED7: high
CPU_EEPROM_SEL	0: Enable EEPROM Interface 1: Enable SPI & MDC/MDIO Interface	1*	1	LED8: low
HW_FWDG_EN	Forwarding enabled at reset: 0=Disabled (needs S/W enable) 1=Enabled (no S/W config needed)	1*	1	LED9: low
EN_EEE	Energy Efficient Ethernet: 0=Disabled 1=Enabled	0	1	-


* = Strapping option set at default with no option to change.





Note: 1) Both the 53125 and the 47186 have built in series terminators for a 50ohm output impedance. All RGMII traces should have a 50-60ohm impedance.
2) The TX traces, G_TXD[3:0] and G_TXCTRL, must be length matched to the G_TXC trace length to within +/-100mils. Same for RX traces relative to G_RXC.






Connections from C223 to R96 & R97 needs to be a "star-point". Place the 0.1uF caps right at the 43236 pins.



Connections from C248 to R103 & R105 needs to be a "star-point". Place the 0.1uF caps right at the 43236 pins.




Place the 100pF caps right at pins 29 & 38.





NOTE: Keep the 43236 GPAIO trace as short as possible.

43236 Strapping Option Pin	Function	Setting	Default Pull
CORE1_ANT0_TX	0 = Serial Flash NOT present [default] 1 = Serial Flash present	0	PD
CORE0_ANT0_RX	0 = Serial Flash Type is ST Micro [default] 1 = Serial Flash Type is Atmel	0*	PD
CORE0_ANT1_TX	0 = HSIC mode (board setting) 1 = USB 2.0 PHY mode [default]	0	PU
CORE0_ANT1_RX	0 = backplane at 96 (98.4) MHz 1 = backplane at 120 (123) MHz [default]	1	PU
CORE0_ANT0_TX	0 = Do not use OTP for configuration (setting) 1 = Use OTP for configuration [default]	0	PU
GPIO[7:6] LNA_5G_PU_1/ LNA_5G_PU_0	00 = boot from RAM, ARM held in reset 01 = boot from ROM [default] 10 = Reserved 11 = Reserved	01	none


* = Strapping option set at the default with no option to change.




GPIO[7:6] Strapping Options:
Set to boot from ROM. If serial flash is present and programmed, 43236 will boot from serial flash.
A standard 4.7k pullup will not be able to overpower the R174/Q6 load on page 14 so a strong external pullup is needed to assure a "1" is read for the strapping option when "Boot from ROM" is set.




CORE0_ANT1_TX Strapping Option: Set HSIC mode.



CORE0_ANT1_RX Strapping Option: Option to set 96(98.4) backplane clock.



CORE0_ANT0_TX Strapping Option: Set to NOT use OTP for configuration.



CORE1_ANT0_TX Strapping Option: Set serial flash NOT PRESENT.