



IOWAVE INC.
1010 WISCONSIN AVE. NW SUITE 250
WASHINGTON, DC 20007
202-333-9283


IoLink4

List of Figures :

PAGE 2	TOP BLOCK DIAGRAM
PAGE 3	CHANNEL IO (1 OF 4 SHOWN)
PAGE 4	LIU_MUX BLOCK DIAGRAM
PAGE 5	LIU (LINE INTERFACE UNIT)
PAGE 6	MUX (MULTIPLEXER)
PAGE 7	FEC (FORWARD ERROR CORRECTION)
PAGE 8	DTMF – ANALOG SIGNALING TO REMOTE UNIT
PAGE 9	FPGA (FIELD PROGRAMMABLE GATE ARRAY) NETWORK
PAGE 10	IF_CONNECTOR (TO IF_SECTION SCHEMATIC) – OFF-BOARD
PAGE 11	MCU_BLOCK DIAGRAM (MICROCONTROLLER BLOCK)
PAGE 12	MCU (68HC11 MICROCONTROLLER)
PAGE 13	LCA_LOAD (BASE FPGA LOAD CIRCUITRY)
PAGE 14	MPU (68332 MICROPROCESSOR)
PAGE 15	MEM1 (BOOT FLASH AND SRAM)
PAGE 16	MEM2 (EXPANSION FLASH AND EEPROM)













And Then A Miracle Occurs ...


NOTE :
ALTERA EPF6K PART IS SPLIT INTO MULTIPLE
HETEROGENOUS PIECES.
SIGNALS LEAVE MUX INTO LCA THEN EXIT TO
MCU SECTION.



















IoWave Inc. 1010 Wisconsin Ave. NW Suite 215 Washington, D.C. 20007 202.333.9283 (0984 fax) @ 1997		
Title IF_CONNECTOR		
Size B	Document Number IOLINK4	Rev A
Date:	Monday, February 22, 1999	Sheet 16 of 19





0/Ae:irc 100 Wisconsin Ave NW Suite 215 Washington, DC, 20007 202-339-9338 (094fax) 03657			
Title			
Size C	Document Number		Rev A
Date	Monday, February 22, 1999	Sheet	8 of 19

