

IEEE 802.11 b/g/n SmartConnect IoT Module

Description

The ATWINC15x0-MR210xB is a low-power consumption 802.11 b/g/n IoT (Internet of Things) module, which is specifically optimized for low-power IoT applications. The module integrates Power Amplifier, LNA, Switch, Power Management, and a choice of printed antenna or a micro co-ax (u.FL) connector for an external antenna resulting in a small form factor (21.7x14.7x2.1mm) design. With seamless roaming capabilities and advanced security, it could be interoperable with various vendors' 802.11 b/g/n access points in wireless LAN. The module provides SPI ports to interface with a host controller.

Note that all references to the ATWINC15x0-MR210xB module includes all the module devices listed below unless otherwise noted:

- ATWINC1500-MR210PB
- ATWINC1500-MR210UB
- ATWINC1510-MR210PB
- ATWINC1510-MR210UB

Features

- IEEE® 802.11 b/g/n 20MHz (1x1) solution
- Single spatial stream in 2.4GHz ISM band
- Integrated Transmit/Receive switch
- Integrated PCB antenna or u.FL micro co-ax connector for external antenna
- Superior Sensitivity and Range via advanced PHY signal processing
- Advanced Equalization and Channel Estimation
- Advanced Carrier and Timing Synchronization
- Wi-Fi Direct and Soft-AP support
- Supports IEEE 802.11 WEP, WPA, WPA2 Security
- Superior MAC throughput via hardware accelerated two-level A-MSDU/A-MPDU frame aggregation and block acknowledgment
- On-chip memory management engine to reduce host load
- SPI host interface
- Operating temperature range of -40°C to +85°C. RF performance guaranteed at room temperature of 25°C with a 2-3db change at boundary conditions.
- I/O operating voltage of 2.7V to 3.6V
- Built in 26MHz Crystal
- Integrated Flash memory for system software
- Power Save Modes
 - 4µA Power Down mode typical at 3.3V I/O

- 380 μ A Doze mode with chip settings preserved (used for beacon monitoring)¹
- On-chip low power sleep oscillator
- Fast host wake-up from Doze mode by a pin or SPI transaction
- Fast Boot Options
 - On-chip Boot ROM (Firmware instant boot)
 - SPI flash boot (firmware patches and state variables)
 - Low-leakage on-chip memory for state variables
 - Fast AP Re-Association (150ms)
- On-Chip Network Stack to offload MCU
 - Integrated Network IP stack to minimize host CPU requirements
 - Network features TCP, UDP, DHCP, ARP, HTTP, TLS, and DNS
 - Hardware accelerators for Wi-Fi and TLS security to improve connection time
- Hardware accelerator for IP checksum
- Hardware accelerators for OTA security
- Small footprint host driver
- Wi-Fi Alliance® certifications for Connectivity and Optimizations
 - ID: [WFA61069](#)

Note: 1 See Power Consumption section [8](#) for module power modes.

Table of Contents

1. Ordering Information and Module Marking.....	5
2. Block Diagram.....	6
3. Pin Description.....	7
4. Electrical Specification Recommended Operating Conditions.....	9
4.1. Absolute Maximum Ratings.....	9
4.2. Recommended Operating Conditions.....	9
5. CPU and Memory Subsystems.....	10
5.1. Processor.....	10
5.2. Memory Subsystem.....	10
5.3. Non-volatile Memory (eFuse).....	10
6. WLAN Subsystem.....	11
6.1. MAC.....	11
6.2. PHY.....	12
6.3. Radio.....	12
7. External Interfaces.....	16
7.1. Interfacing with the Host Microcontroller.....	16
7.2. SPI Interface.....	16
7.3. UART Interface.....	19
8. Power Consumption.....	21
8.1. Description of Device States.....	21
8.2. Current Consumption in Various Device States.....	21
8.3. Restrictions for Power States.....	22
8.4. Power-up/down Sequence.....	22
8.5. Digital I/O Pin Behavior During Power-up Sequences.....	23
8.6. Module Reset.....	24
9. Notes On Interfacing to the ATWINC15x0-MR210xB.....	25
9.1. Programmable Pull-up Resistors.....	25
10. Schematic Design Information.....	26
10.1. Application Schematic.....	26
11. Module Drawing.....	27
11.1. Module Footprint.....	28
12. Design Considerations.....	29
12.1. ATWINC15x0-MR210PB Placement and Routing Guidelines.....	29
12.2. Printed PCB Antenna Performance of ATWINC15x0-MR210PB.....	29
12.3. ATWINC15x0-MR210UB Placement and Routing Guidelines.....	32

12.4. Module Assembly Considerations.....	33
13. Reflow Profile Information.....	34
13.1. Storage Condition.....	34
13.2. Solder Paste.....	34
13.3. Stencil Design.....	34
13.4. Printing Process.....	34
13.5. Baking Conditions.....	34
13.6. Soldering and Reflow Condition.....	35
14. Certification Notices.....	37
15. Regulatory Approval.....	38
15.1. United States.....	38
15.2. Canada.....	40
15.3. Europe.....	42
16. Reference Documentation and Support.....	44
16.1. Reference Documents.....	44
17. Datasheet Revision History.....	45
17.1. Rev.A - 02/2017.....	45
17.2. Rev B - 02/2016.....	47
17.3. Rev A - 07/2015.....	47
The Microchip Web Site.....	49
Customer Change Notification Service.....	49
Customer Support.....	49
Microchip Devices Code Protection Feature.....	49
Legal Notice.....	50
Trademarks.....	50
Quality Management System Certified by DNV.....	51
Worldwide Sales and Service.....	52

1. Ordering Information and Module Marking


Following table describes the ordering details of the ATWINC15x0-MR210xB modules.

Table 1-1. Ordering Details

Model Number	Ordering Code	Package Dimension	No. of Pins	Description	Regulatory Certification
ATWINC1500-MR210PB	ATWINC1500-MR210PB1952	21.7x14.7x2.1mm	28	Certified Module with ATWINC1500B chip (4Mb Flash) and PCB printed antenna	FCC, IC, CE
ATWINC1500-MR210UB	ATWINC1500-MR210UB1952	21.7x14.7x2.1mm	28	Certified Module with ATWINC1500B chip (4Mb Flash) and u.FL connector	FCC, IC
ATWINC1510-MR210PB	ATWINC1510-MR210PB1952	21.7x14.7x2.1mm	28	Certified Module with ATWINC1510B chip (8Mb Flash) and PCB printed antenna	FCC, IC, CE
ATWINC1510-MR210UB	ATWINC1510-MR210UB1952	21.7x14.7x2.1mm	28	Certified Module with ATWINC1510B chip (8Mb Flash) and u.FL connector	Planned


Following figure illustrates the ATWINC15x0-MR210xB modules marking information .

Figure 1-1. Marking Information



2. Block Diagram

Figure 2-1. ATWINC15x0-MR210xB Module Block Diagram



3. Pin Description

Figure 3-1. Pin Diagram




Table 3-1. ATWINC15x0-MR210xB Pin Description

Pin #	Name	Type	Description	Programmable pull-up resistor
1	GPIO_6	I/O	General purpose I/O.	Yes
2	I2C_SCL	I/O	I2C Slave Clock. Currently used only for development debug. Leave unconnected.	Yes
3	I2C_SDA	I/O	I2C Slave Data. Currently used only for development debug. Leave unconnected.	Yes
4	RESET_N	I	Active-Low Hard Reset. When this pin is asserted low, the module will be placed in the reset state. When this pin is asserted high, the module will be out of Reset and will function normally. Connect to a host output that defaults low at power up. If the host output is tri-stated, add a 1MΩ pull-down resistor to ensure a low level at power up.	No
5	NC	-	No connect.	
6	NC	-	No connect.	

Pin #	Name	Type	Description	Programmable pull-up resistor
7	NC	-	No connect.	
8	NC	-	No connect.	
9	GND_1	-	GND.	
10	SPI_CFG	I	Tie to VDDIO through a 1MΩ resistor to enable the SPI interface.	No
11	WAKE	I	Host Wake control. Can be used to wake up the module from Doze mode. Connect to a host GPIO.	Yes
12	GND_2	-	GND.	
13	IRQN	O	ATWINC15x0-MR210xB Device Interrupt output. Connect to host interrupt input pin.	Yes
14	UART_TXD	O	UART Transmit Output from ATWINC15x0-MR210xB Added debug.	Yes
15	SPI_RXD	I	SPI MOSI (Master Out Slave In) pin.	Yes
16	SPI_SS_N	I	SPI Slave Select. Active low.	Yes
17	SPI_TXD	O	SPI MISO (Master In Slave Out) pin.	Yes
18	SPI_SCK	I	SPI Clock.	Yes
19	UART_RXD	I	UART Receive input to ATWINC15x0-MR210xB. Added debug.	Yes
20	VBATT	-	Battery power supply.	
21	GPIO_1/RTC	I	General Purpose I/O / RTC.	Yes
22	CHIP_EN	I	Module enable. High level enables the module; low-level places module in Power Down mode. Connect to a host Output that defaults low at power up. If the host output is tri-stated, add a 1MΩ pull-down resistor to ensure a low level at power up.	No
23	VDDIO	-	I/O Power Supply. Must match host I/O voltage.	
24	1P3V_TP	-	1.3V VDD Core Test Point. Decouple with 10µF, and 0.01µF to GND.	
25	GPIO_3	I/O	General purpose I/O.	
26	GPIO_4	I/O	General purpose I/O.	Yes
27	GPIO_5	I/O	General purpose I/O.	Yes
28	GND_3	-	GND.	
29	PADDLE GND	-	GND.	

4. Electrical Specification Recommended Operating Conditions

4.1 Absolute Maximum Ratings

Absolute maximum ratings for the ATWINC15x0-MR210xB modules are listed below.

Table 4-1. Conditions

Symbol	Description	Min.	Max.	Unit
VBATT	Input supply voltage	-0.3	5.0	V
VDDIO	I/O voltage	-0.3	4.2	V
Operating Temperature		-40	+85	°C



Caution: Stresses listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. The functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect the device reliability.

4.2 Recommended Operating Conditions

Table 4-2. Recommended Operating Conditions

Symbol	Min.	Typ.	Max.	Unit
VBATT	3.0	3.3	4.2	V
VDDIO	2.7	3.3	3.6	V

Note: 1. Test Conditions: -40°C - +85°C

5. CPU and Memory Subsystems

5.1 Processor

The ATWINC15x0-MR210xB modules have a Cortus APS3 32-bit processor. This processor performs many of the MAC functions, including but not limited to the association, authentication, power management, security key management, and MSDU aggregation/de-aggregation. In addition, the processor provides flexibility for various modes of operation, such as STA and AP modes.


5.2 Memory Subsystem

The APS3 core uses a 128KB instruction/boot ROM along with a 160KB instruction RAM and a 64KB data RAM. The ATWINC15x0-MR210xB modules come populated with either 4Mb or 8Mb of flash memory depending on the module model that is ordered. This memory can be used for system software. See [Table 1-1](#) for more information. In addition, the device uses a 128KB shared RAM, accessible by the processor and MAC, which allows the APS3 core to perform various data management tasks on the TX and RX data packets.

5.3 Non-volatile Memory (eFuse)

The ATWINC15x0-MR210xB modules have 768 bits of non-volatile eFuse memory that can be read by the CPU after device reset. This non-volatile one-time-programmable (OTP) memory can be used to store customer-specific parameters, such as MAC address; various calibration information, such as TX power, crystal frequency offset, etc.; and other software-specific configuration parameters. The eFuse is partitioned into six 128-bit banks. Each bank has the same bitmap (see following figure). The purpose of the first 80 bits in each bank is fixed, and the remaining 48 bits are general-purpose software dependent bits, or reserved for future use. Since each bank can be programmed independently, this allows for several updates of the device parameters following the initial programming; for example, updating the MAC address.

Figure 5-1. eFuse Bitmap



6. WLAN Subsystem

The WLAN subsystem is composed of the Media Access Controller (MAC) and the Physical Layer (PHY). The following two subsections describe the MAC and PHY in detail.

6.1 MAC

6.1.1 Description

The ATWINC15x0-MR210xB MAC is designed to operate at low power while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated datapath engines, hardwired control logic, and a low-power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real-time response while providing the flexibility to accommodate evolving standards and future feature enhancements.

Dedicated datapath engines are used to implement datapath functions with heavy computational requirements. For example, an FCS engine checks the CRC of the transmitting and receiving packets, and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, and WPA2 CCMP-AES.

Control functions which have real-time requirements are implemented using hardwired control logic modules. These logic modules offer real-time response while maintaining configurability via the processor. Examples of hardwired control logic modules are the channel access control module (implements EDCA/HCCA, Beacon TX control, interframe spacing, etc.), protocol timer module (responsible for the Network Access Vector, back-off timing, timing synchronization function, and slot management), MPDU handling module, aggregation/de-aggregation module, block ACK controller (implements the protocol requirements for burst block communication), and TX/RX control FSMs (coordinate data movement between PHY-MAC interface, cipher engine, and the DMA interface to the TX/RX FIFOs).

The MAC functions implemented solely in software on the microprocessor have the following characteristics:

- Functions with high memory requirements or complex data structures. Examples are association table management and power save queuing.
- Functions with low computational load or without critical real-time requirements. Examples are authentication and association.
- Functions which need flexibility and upgradeability. Examples are beacon frame processing and QoS scheduling.

6.1.2 Features

The ATWINC15x0-MR210xB IEEE802.11 MAC supports the following functions:

- IEEE 802.11b/g/n
- IEEE 802.11e WMM QoS EDCA/PCF multiple access categories traffic scheduling
- Advanced IEEE 802.11n features:
 - Transmission and reception of aggregated MPDUs (A-MPDU)
 - Transmission and reception of aggregated MSDUs (A-MSDU)
 - Immediate Block Acknowledgment
 - Reduced Interframe Spacing (RIFS)
- Support for IEEE802.11i and WFA security with key management:

- WEP 64/128
- WPA-TKIP
- 128-bit WPA2 CCMP (AES)
- Advanced power management:
 - Standard 802.11 Power Save Mode
 - Wi-Fi Alliance WMM-PS (U-APSD)
- RTS-CTS and CTS-self support
- Supports either STA or AP mode in the infrastructure basic service set mode
- Supports Independent Basic Service Set (IBSS)

6.2 PHY

6.2.1 Description

The ATWINC1500B WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11 b/g/n in single stream mode with 20MHz bandwidth. Advanced algorithms have been employed to achieve maximum throughput in a real world communication environment with impairments and interference. The PHY implements all the required functions that include FFT, filtering, FEC (Viterbi decoder), frequency, timing acquisition and tracking, channel estimation and equalization, carrier sensing, clear channel assessment, and automatic gain control.

6.2.2 Features

The ATWINC1500B IEEE802.11 PHY supports the following functions:

- Single antenna 1x1 stream in 20MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, 11Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12, 18, 24, 36, 48, 54Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, 72.2Mbps
- IEEE 802.11n mixed mode operation
- Per packet TX power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery, and frame detection

6.3 Radio

This section presents information describing the properties and characteristics of the ATWINC15x0-MR210xB and Wi-Fi radio transmit and receive performance capabilities of the device.

The performance measurements are taken at the RF pin assuming 50Ω impedance; the RF performance is guaranteed for room temperature of 25°C with a derating of 2-3dB at boundary conditions.

Measurements were taken under typical conditions: VBATT=3.3V; VDDIO=3.3V; temperature: +25°C

Table 6-1. Features and Properties

Feature	Description
Part Number	ATWINC15x0-MR210xB
WLAN Standard	IEEE 802.11 b/g/n, Wi-Fi compliant

Feature	Description
Host Interface	SPI
Dimension	21.7x14.7x2.1mm
Frequency Range	2.412GHz ~ 2.472GHz (2.4GHz ISM Band)
Number of Channels	11 for North America, and 13 for Europe
Modulation	802.11b: DQPSK, DBPSK, CCK 802.11g/n: OFDM /64-QAM,16-QAM, QPSK, BPSK
Data Rate	802.11b: 1, 2, 5.5, 11Mbps 802.11g: 6, 9, 12, 18, 24, 36, 48, 54Mbps
Data Rate (20MHz, normal GI, 800ns)	802.11n: 6.5, 13, 19.5, 26, 39, 52, 58.5, 65Mbps
Data Rate (20MHz, short GI, 400ns)	802.11n: 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65,72.2Mbps
Operating temperature	-40 to +85°C
Storage temperature	-40 to +125 °C
Humidity	Operating Humidity 10% to 95% Non-Condensing Storage Humidity 5% to 95% Non-Condensing

6.3.1 Receiver Performance

Table 6-2. Receiver Performance

Parameter	Description	Minimum	Typical	Maximum	Unit
Frequency		2,412		2,472	MHz
Sensitivity 802.11b	1Mbps DSS		-95		
	2Mbps DSS		-90		
	5.5Mbps DSS		-92		
	11Mbps DSS		-86		
Sensitivity 802.11g	6Mbps OFDM		-90		dBm
	9Mbps OFDM		-89		
	12Mbps OFDM		-88		
	18Mbps OFDM		-85		
	24Mbps OFDM		-83		
	36Mbps OFDM		-80		
	48Mbps OFDM		-76		
	54Mbps OFDM		-74		
	MCS 0		-89		
Sensitivity 802.11n (BW=20MHz)	MCS 1		-87		
	MCS 2		-85		
	MCS 3		-82		
	MCS 4		-77		
	MCS 5		-74		
	MCS 6		-72		
	MCS 7		-70.5		
	1-11Mbps DSS		0		
Maximum Receive Signal Level	6-54Mbps OFDM		0		
	MCS 0 – 7		0		
Adjacent Channel Rejection	1Mbps DSS (30MHz offset)		50		dB
	11Mbps DSS (25MHz offset)		43		
	6Mbps OFDM (25MHz offset)		40		
	54Mbps OFDM (25MHz offset)		25		
	MCS 0 – 20MHz BW (25MHz offset)		40		
	MCS 7 – 20MHz BW (25MHz offset)		20		

Parameter	Description	Minimum	Typical	Maximum	Unit
Cellular Blocker Immunity	776-794MHz CDMA		-14		dBm
	824-849MHz GSM		-10		
	880-915MHz GSM		-10		
	1710-1785MHz GSM		-15		
	1850-1910MHz GSM		-15		
	1850-1910MHz WCDMA		-24		
	1920-1980MHz WCDMA		-24		

6.3.2 Transmitter Performance

Table 6-3. Transmitter Performance

Parameter	Description	Minimum	Typical	Maximum	Unit
Frequency	—	2,412	—	2,472	MHz
Output Power ¹⁻² ON_Transmit	802.11b 1Mbps	—	17.5	—	dBm
	802.11b 11Mbps	—	18.5	—	
	802.11g 6Mbps	—	17.5	—	
	802.11g 54Mbps	—	16	—	
	802.11n MCS 0	—	17.0	—	
	802.11n MCS 7	—	14.5	—	
TX Power Accuracy	—	—	±1.5 ²	—	dB
Carrier Suppression	—	—	30.0	—	dBc
Harmonic Output Power	2nd	—	—	-41	dBm/MHz
	3rd	—	—	-41	

Note:

1. Measured at 802.11 spec compliant EVM/Spectral Mask.
2. Measured after RF matching network.
3. Operating temperature range is -40°C to +85°C. RF performance guaranteed at room temperature of 25°C with a 2-3dB change at boundary conditions.
4. With respect to TX power, different (higher/lower) RF output power settings may be used for specific antennas and/or enclosures, in which case recertification may be required.
5. The availability of some specific channels and/or operational frequency bands are country dependent and should be programmed at the Host product factory to match the intended destination. Regulatory bodies prohibit exposing the settings to the end user. This requirement needs to be taken care of via Host implementation.

7. External Interfaces

7.1 Interfacing with the Host Microcontroller

This section describes the ATWINC15x0-MR210xB to host microcontroller interface. The interface comprises of a slave SPI and additional control signals, as shown in the figure. For more information on SPI interface specification and timing, refer to [Section 7.2: SPI Interface](#). Additional control signals are connected to the GPIO/IRQ interface of the microcontroller.

Figure 7-1. Interfacing with Host Microcontroller




Table 7-1. Host Microcontroller Interface Pins

Module Pin	Function
4	RESET_N
11	WAKE
13	IRQ_N
22	CHIP_EN
16	SPI_SS_N
15	SPI_MOSI
17	SPI_MISO
18	SPI_SCK

7.2 SPI Interface

7.2.1 Overview

The ATWINC15x0-MR210xB has a Serial Peripheral Interface (SPI) that operates as an SPI slave. The SPI interface can be used for control and for serial I/O of 802.11 data. The SPI pins are mapped as shown in the following Table. The SPI is a full-duplex slave-synchronous serial interface that is available immediately following reset when pin 10 (SPI_CFG) is tied to VDDIO.

Table 7-2. SPI Interface Pin Mapping

Pin #	SPI function
10	CFG: Must be tied to VDDIO
16	SSN: Active Low Slave Select
15	MOSI(RXD): Serial Data Receive
18	SCK: Serial Clock
17	MISO(TXD): Serial Data Transmit

When the SPI is not selected, i.e., when SSN is high, the SPI interface will not interfere with data transfers between the serial-master and other serial-slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the MISO line.

The SPI interface responds to a protocol that allows an external host to read or write any register in the chip as well as initiate DMA transfers.

The SPI SSN, MOSI, MISO, and SCK pins of the ATWINC15x0-MR210xB have internal programmable pull-up resistors (see [Section 9.1: Programmable Pull-up Resistors](#)). These resistors should be programmed to be disabled. Otherwise, if any of the SPI pins are driven to a low level while the ATWINC15x0-MR210xB is in the low-power sleep state, the current will flow from the VDDIO supply through the pull-up resistors, increasing the current consumption of the module.

7.2.2 SPI Timing


The SPI Slave interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are illustrated in the following table and figure.

Table 7-3. SPI Slave Modes

Mode	CPOL	CPHA
0	0	0
1	0	1
2	1	0
3	1	1

The red lines in the following figure correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1.

Figure 7-2. SPI Slave Clock Polarity and Clock Phase Timing



The SPI timing is provided in the following figure and table.

Figure 7-3. SPI Timing Diagram (SPI Mode CPOL=0, CPHA=0)




Table 7-4. SPI Slave Timing Parameters¹

Parameter	Symbol	Min.	Max.	Units
Clock Input Frequency ²	f_{SCK}	—	48	MHz
Clock Low Pulse Width	t_{WL}	4	—	
Clock High Pulse Width	t_{WH}	5	—	
Clock Rise Time	t_{LH}	0	7	
Clock Fall Time	t_{HL}	0	7	
TXD Output Delay ³	t_{ODLY}	4	9 from SCK fall 12.5 from SCK rise	ns
RXD Input Setup Time	t_{ISU}	1	—	
RXD Input Hold Time	t_{IHD}	5	—	
SSN Input Setup Time	t_{SUSSN}	3	—	
SSN Input Hold Time	t_{HDSSN}	5.5	—	

Note:

1. Timing is applicable to all SPI modes
2. Maximum clock frequency specified is limited by the SPI Slave interface internal design, actual maximum clock frequency can be lower and depends on the specific PCB layout
3. Timing based on 15pF output loading

7.3**UART Interface**

The ATWINC15x0-MR210xB supports the Universal Asynchronous Receiver/Transmitter (UART) interface. This interface should be used for debug purposes only. The UART is available on pins 14 and 19. The UART is compatible with the RS-232 standard, and the ATWINC15x0-MR210xB operates as Data Terminal Equipment (DTE). It has a two-pin RXD/TXD interface.

The default configuration for accessing the UART interface of ATWINC15x0-MR210xB is mentioned below:

- Baud rate: 115200
- Data: 8 bit
- Parity: None
- Stop bit: 1 bit
- Flow control: None


It also has RX and TX FIFOs, which ensure reliable high-speed reception and low software overhead transmission. FIFO size is 4 x 8 for both RX and TX direction. The UART also has status registers showing the number of received characters available in the FIFO and various error conditions, as well the ability to generate interrupts based on these status bits.

An example of the UART receiving or transmitting a single packet is shown in the following figure. This example shows 7-bit data (0x45), odd parity, and two stop bits.



Important: UART2 supports RTS and CTS flow control. The UART RTS and UART CTS MUST be connected to the host MCU UART and enabled for the UART interface to be functional.

Figure 7-4. Example of UART RX of TX Packet



8. Power Consumption

8.1 Description of Device States

The ATWINC15x0-MR210xB has several device states:

- ON_Transmit – Device is actively transmitting an 802.11 signal. Highest output power and nominal current consumption.
- ON_Receive – Device is actively receiving an 802.11 signal. Lowest sensitivity and nominal current consumption.
- ON_Doze – Device is ON but is neither transmitting nor receiving
- Power_Down – Device core supply off (Leakage)
- IDLE connect – Device is connected with 1 DTIM beacon interval

The following pins are used to switch between the ON and Power_Down states:

- CHIP_EN – Device pin (pin #22) used to enable DC/DC Converter
- VDDIO – I/O supply voltage from external supply

In the ON states, VDDIO is on and CHIP_EN is high (at VDDIO voltage level). To switch between the ON states and Power_Down state CHIP_EN has to change between high and low (GND) voltage. When VDDIO is off and CHIP_EN is low, the chip is powered off with no leakage (also see [Section 8.3: Restrictions for Power States](#)).

8.2 Current Consumption in Various Device States

Table 8-1. Current Consumption

Device State	Code Rate	Output power, dBm	Current Consumption ¹	
			IVBATT	IVDDIO
ON_Transmit	802.11b 1Mbps	17.5	268mA	22mA
	802.11b 11Mbps	18.5	264mA	22mA
	802.11g 6Mbps	17.5	269mA	22mA
	802.11g 54Mbps	16.0	266mA	22mA
	802.11n MCS 0	17.0	268mA	22mA
	802.11n MCS 7	14.5	265mA	22mA
ON_Receive	802.11b 1Mbps	N/A	61mA	22mA
	802.11b 11Mbps	N/A	61mA	22mA
	802.11g 6Mbps	N/A	61mA	22mA
	802.11g 54Mbps	N/A	61mA	22mA
	802.11n MCS 0	N/A	61mA	22mA
	802.11n MCS 7	N/A	61mA	22mA

Device State	Code Rate	Output power, dBm	Current Consumption ¹	
			IVBATT	IVDDIO
ON_Doze	N/A	N/A	380µA	<10µA
Power_Down	N/A	N/A	<0.5µA	<3.5µA

Note:

1. Measured conditions: VBATT @ 3.6V, VDDIO@ 3.3V, temp. 25°C.

8.3 Restrictions for Power States

When no power is supplied to the device, for example, the DC/DC Converter output and VDDIO are both off (at ground potential), a voltage cannot be applied to the device pins because each pin contains an ESD diode from the pin to supply. This diode will turn on when a voltage higher than one diode drop is supplied to the pin.

If a voltage must be applied to the signal pads while the chip is in a low-power state, the VDDIO supply must be on, so the SLEEP or Power_Down state must be used.

Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode drop below ground to any pin.

8.4 Power-up/down Sequence

The power-up/down sequence for ATWINC15x0-MR210xB is shown in the Following Figure. The timing parameters are provided in following the table.


Figure 8-1. Power Up/Down Sequence

Table 8-2. Power-up/down Sequence Timing

Parameter	Min.	Max.	Units	Description	Notes
t_A	0		ms	VBATT rise to VDDIO rise	VBATT and VDDIO can rise simultaneously or can be tied together. VDDIO must not rise before VBATT.
t_B	0		ms	VDDIO rise to CHIP_EN rise	CHIP_EN must not rise before VDDIO. CHIP_EN must be driven high or low, not left floating.
t_C	5		ms	CHIP_EN rise to RESETN rise	This delay is needed because the XO clock must stabilize before RESETN removal. RESETN must be driven high or low, not left floating.
$t_{A'}$	0		ms	VDDIO fall to VBATT fall	VBATT and VDDIO can fall simultaneously or can be tied together. VBATT must not fall before VDDIO.
$t_{B'}$	0		ms	CHIP_EN fall to VDDIO fall	VDDIO must not fall before CHIP_EN. CHIP_EN and RESETN can fall simultaneously.
$t_{C'}$	0		ms	RESETN fall to VDDIO fall	VDDIO must not fall before RESETN. RESETN and CHIP_EN can fall simultaneously.

8.5 Digital I/O Pin Behavior During Power-up Sequences

Following Table represents digital I/O Pin states corresponding to device power modes.

Table 8-3. Digital I/O Pin Behavior in Different Device States

Device state	VDDIO	CHIP_EN	RESETN	Output driver	Input driver	Pull-up/down resistor (96kΩ)
Power Down: core supply off	High	Low	Low	Disabled (Hi-Z)	Disabled	Disabled
Power-On Reset: core supply on, hard reset on	High	High	Low	Disabled (Hi-Z)	Disabled	Enabled

Device state	VDDIO	CHIP_EN	RESETN	Output driver	Input driver	Pull-up/down resistor (96kΩ)
Power-On Default: core supply on, the device is out of reset but not programmed yet	High	High	High	Disabled (Hi-Z)	Enabled	Enabled
On Sleep/ On Transmit/ On Receive: core supply on, device programmed by firmware	High	High	High	Programmed by firmware for each pin: Enabled or Disabled	Opposite of Output Driver state	Programmed by firmware for each pin: Enabled or Disabled

8.6 Module Reset

If a module reset is performed, the RESETN pin must be pulsed low for a minimum of 1μ second.

9. Notes On Interfacing to the ATWINC15x0-MR210xB

9.1 Programmable Pull-up Resistors


The ATWINC15x0-MR210xB provides programmable pull-up resistors on various pins. The purpose of these resistors is to keep any unused input pins from floating, which can cause excess current to flow through the input buffer from the VDDIO supply. Any unused module pin on the ATWINC15x0-MR210xB should leave these pull-up resistors enabled so the pin will not float. The default state at power up is for the pull-up resistor to be enabled. However, any pin that is used should have the pull-up resistor disabled. The reason for this is that if any pins are driven to a low level while the ATWINC15x0-MR210xB is in the low power sleep state, current will flow from the VDDIO supply through the pull-up resistors, increasing the current consumption of the module. Since the value of the pull-up resistor is approximately $100\text{K}\Omega$, the current through any pull-up resistor that is being driven low will be $\text{VDDIO}/100\text{K}$. For $\text{VDDIO} = 3.3\text{V}$, the current through each pull-up resistor that is driven low would be approximately $3.3\text{V}/100\text{K} = 33\mu\text{A}$. Pins which are used and have had the programmable pull-up resistor disabled should always be actively driven to either a high or low level and not be allowed to float.

10. Schematic Design Information

This section provides schematic information for reference. Application schematics for SPI is provided in the following figure. Module design information such as module schematics can be obtained under an NDA from Microchip. These schematics are applicable to the ATWINC1500-MR210PB, ATWINC1510-MR210PB and the ATWINC1500-MR210UB modules.

10.1 Application Schematic

Figure 10-1. SPI Application Schematic



11. Module Drawing

This section provides information about the module package outline drawings.

Figure 11-1. Module Drawing - ATWINC15x0-MR210PB (unit = mm)





Figure 11-2. Module Drawings – ATWINC15x0-MR210UB (unit = mm)




11.1 Module Footprint

This section provides the outline drawing for the recommended footprint for the ATWINC15x0-MR210xB module. It is imperative that the center Ground Pad is provided, with an array of vias to provide for a good ground and thermal transfer for the ATWINC15x0-MR210xB module.

This footprint is applicable to the ATWINC15x0-MR210xB module devices.

Figure 11-3. Module Solder Pad Footprint (unit = mm).




12. Design Considerations

This section provides the guidelines on placement and routing to achieve the best performance.

12.1 ATWINC15x0-MR210PB Placement and Routing Guidelines

- The module must be placed on the main board – the printed antenna area must overlap with the carrier board. The portion of the module containing the antenna should not go outside the edge of the main board. The antenna is designed to work properly when it is sitting directly on top of a 1.5mm thick printed circuit board.
- If the module is placed at the edge of the main board, a minimum 22mm by 5mm area directly under the antenna must be clear of all metal on all layers of the board. “In-land” placement is acceptable; however deepness of keep-out area must grove to: module edge to main board edge plus 5mm. DO NOT PLACE THE MODULE IN THE MIDDLE OF THE MAIN BOARD OR FAR AWAY FROM THE MAIN BOARD EDGE.
- Keep away from the antenna, as far as possible, large metal objects to avoid electromagnetic field blocking
- Do not enclose the antenna within a metal shield
- Keep any components which may radiate noise or signals within the 2.4GHz-2.5GHz frequency band as far away from the antenna as possible, or better yet, shield those components. Any noise radiated from the main board in this frequency band will degrade the sensitivity of the module.

Figure 12-1. ATWINC15x0-MR210PB Placement Reference



12.2 Printed PCB Antenna Performance of ATWINC15x0-MR210PB

The printed PCB antenna on the ATWINC15x0-MR210PB is a meandered Inverted F Antenna (IFA). The antenna is fed via matching network, which is matched for the module installed on 1.5mm thick main board. Main board thickness deviation by $\pm 1\text{mm}$ changes RX/TX performance by $\pm 1\text{dB}$ maximum

referring to RX/TX performance with default antenna matching network and installed on 1.5mm thick main board.

Measured antenna gain is -0.3dBi.

Antenna Radiation Pattern

Following figures illustrate the Antenna Radiation Patterns.

Figure 12-2. Antenna Radiation Pattern when Phi = 0 degree




Figure 12-3. Antenna Radiation Pattern when Phi = 90 degree





Figure 12-4. Antenna Radiation Pattern when Theta = 90 degree



12.3 ATWINC15x0-MR210UB Placement and Routing Guidelines

The ATWINC15x0-MR210UB module has an Ultra Small Miniature RF Connector (u.FL) for the external antenna.

The choice of antenna is limited to the antenna types for which the module was tested and approved. For a list of tested and approved antennas that may be used with the module, refer to the respective country in Section 15: [Regulatory Approval](#).

An approved and tested antenna type is shown in the following Table.

Table 12-1. Tested External Antenna Type

Antenna Type	Gain
Whip Antenna	2.2dBi

12.3.1 Recommended External Antenna for ATWINC15x0-MR210UB

Whip Antenna (Part number: [RN-SMA-4](#)) along with a 10cm length RF cable assembly (u.FL to SMA) has been used for the certification of ATWINC15x0-MR210UB. It is recommended to use the same or similar external antenna in design.

12.4 Module Assembly Considerations

The ATWINC15x0-MR210xB modules are assembled with an EMI Shield to ensure compliance with EMI emission and immunity rules. The EMI shield is made of a tin-plated steel (SPTE) and is not hermetically sealed. Solutions like IPA and similar solvents can be used to clean the ATWINC15x0-MR210xB module. However, cleaning solutions that contain acid should never be used on the module.

The ATWINC15x0-MR210xB modules are manufactured without any conformal coating applied. It is the customer's responsibility if a conformal coating is specified and/or applied to the ATWINC15x0-MR210xB module.

13. Reflow Profile Information

This chapter provides guidelines for reflow processes in getting the Microchip module soldered to the customer's design.

13.1 Storage Condition

13.1.1 Moisture Barrier Bag Before Opened

A moisture barrier bag must be stored in a temperature of less than 30°C with humidity under 85% RH.

The calculated shelf life for the dry-packed product shall be 12 months from the date the bag is sealed.

13.1.2 Moisture Barrier Bag Open

Humidity indicator cards must be blue, <30%.

13.2 Solder Paste

Sn-Ag-Cu eutectic solder with melting temperature of 217°C is most commonly used for lead-free solder reflow application. This alloy is widely accepted in the semiconductor industry due to its low cost, relatively low melting temperature, and good thermal fatigue resistance. Some recommended pastes include NC-SMQ® 230 flux and Indalloy® 241 solder paste made up of 95.5 Sn/3.8 Ag/0.7 Cu or SENJU N705-GRN3360-K2-V Type 3, no clean paste.

13.3 Stencil Design

The recommended stencil is laser-cut, stainless steel type with a thickness of 100µm to 130µm and approximately a 1:1 ratio of stencil opening to pad dimension. To improve paste release, a positive taper with bottom opening 25µm larger than the top can be utilized. Local manufacturing experience may find other combinations of stencil thickness and aperture size to get good results.

13.4 Printing Process

The printing process requires no significant changes compared to Sn/Pb solder. Any guidelines recommended by the paste manufacturers to accommodate paste specific characteristics should be followed. Post-print inspection and paste volume measurement is very critical to ensure good print quality and uniform paste.

13.5 Baking Conditions

This module is rated at MSL level 3. After a sealed bag is opened, no baking is required within 168 hours so long as the devices are held at ≤30°C/60% RH or stored at <10% RH.

The module will require baking before mounting if:

- The sealed bag has been open for >168 hours
- Humidity Indicator Card reads >10%
- SIPs need to be baked for 8 hours at 125°C

13.6 Soldering and Reflow Condition

The optimization of the reflow process is the most critical factor to be considered for lead-free soldering. The development of an optimal profile should take into account the paste characteristics, the size of the board, the density of the components, the mix of the larger and smaller components, and the peak temperature requirements of the components. An optimized reflow process is the key to ensuring a successful lead-free assembly and achieves high yield and long term solder joint reliability.

Temperature Profiling

Temperature profiling should be performed for all new board designs by attaching thermocouples at the solder joints, on the top surface of the larger components, and at multiple locations of the boards. This is to ensure that all components are heated to a temperature above the minimum reflow temperatures and the smaller components do not exceed maximum temperature limit. The SnAgCu solder alloy melts at $\sim 217^{\circ}\text{C}$, so the reflow temperature peak at joint level should be 15 to 20°C higher than melting temperature. The targeted solder joint temperature for the Sn-Ag-Cu solder should be $\sim 235^{\circ}\text{C}$. For larger or sophisticated boards with a large mix of components, it is also important to ensure that the temperature difference across the board is less than 10 degrees to minimize board warpage. The maximum temperature at the component body should not exceed the MSL3 qualification specification.


13.6.1 Reflow Oven

It is strongly recommended that a reflow oven equipped with more heating zones and Nitrogen atmosphere should be used for lead-free assembly. Nitrogen atmosphere has shown to improve the wet-ability and reduce temperature gradient across the board. It can also enhance the appearance of the solder joints by reducing the effects of oxidation.

The following items should also be observed in the reflow process:

1. Some recommended pastes include:
 - NC-SMQ® 230 flux and Indalloy® 241 solder paste made up of 95.5 Sn/3.8 Ag/0.7 Cu
 - SENJU N705-GRN3360-K2-V Type 3, no clean paste.
2. Allowable reflow soldering iterations:
 - Three times based on the following reflow soldering profile (refer following Figure).
3. Temperature profile:
 - Reflow soldering shall be done according to the following temperature profile (refer to the following figure).
 - Peak temperature: 250°C .

Figure 13-1. Solder Reflow Profile



Cleaning

The exposed ground paddle helps to self-align the module, avoiding pad misalignment. The use of no clean solder pastes is recommended. Full drying of no-clean paste fluxes as a result of the reflow process must be ensured. This may require longer reflow profiles and/or peak temperatures toward the high end of the process window as recommended by the solder paste vendor. It is believed that uncured flux residues could lead to corrosion and/or shorting in accelerated testing and possibly the field.

Rework

Rework is to remove the mounted SIP package and replace with a new unit. It is recommended that once an ATWINC15x0-MR210xB Module has been removed it should never be reused. During the rework process, the mounted module and PCB are heated partially, and the module is removed. It is recommended to pay attention to heat-proof the proximity of the mounted parts and junctions and use the best nozzle for rework that is suited to the module size.

14. Certification Notices

Regulatory Approvals received.

ATWINC1500-MR210PB

- United States/FCC ID: 2ADHKATWINC1500
- Canada
 - IC ID: 20266-WINC1500PB
 - HVIN: ATWINC1500-MR210PB
- Europe - CE

ATWINC1510-MR210PB

- United States/FCC ID: 2ADHKATWINC1510
- Canada
 - IC ID: 20266-ATWINC1510
 - HVIN: ATWINC1510-MR210PB
- Europe - CE

ATWINC1500-MR210UB

- United States/FCC ID: 2ADHKATWINC1500U
- Canada
 - IC ID: 20266-WINC1500UB
 - HVIN: ATWINC1500-MR210UB

15. Regulatory Approval

15.1 United States

The ATWINC1500-MR210PB, ATWINC1510-MR210PB, and ATWINC1500-MR210UB modules have received Federal Communications Commission (FCC) CFR47 Telecommunications, Part 15 Subpart C "Intentional Radiators" modular approval in accordance with Part 15.212 Modular Transmitter approval. Modular approval allows the end user to integrate the ATWINC1500-MR210PB, ATWINC1510-MR210PB, or ATWINC1500-MR210UB module into a finished product without obtaining subsequent and separate FCC approvals for intentional radiation, provided no changes or modifications are made to the module circuitry. Changes or modifications could void the user's authority to operate the equipment.

The user must comply with all of the instructions provided by the Grantee, which indicate installation and/or operating conditions necessary for compliance.

The finished product is required to comply with all applicable FCC equipment authorizations regulations, requirements and equipment functions not associated with the transmitter module portion. For example, compliance must be demonstrated to regulations for other transmitter components within the host product; to requirements for unintentional radiators (Part 15 Subpart B "Unintentional Radiators"), such as digital devices, computer peripherals, radio receivers, etc.; and to additional authorization requirements for the non-transmitter functions on the transmitter module (i.e., Verification, or Declaration of Conformity) (e.g., transmitter modules may also contain digital logic functions) as appropriate.

15.1.1 Labeling And User Information Requirements

The ATWINC1500-MR210PB, ATWINC1510-MR210PB, and ATWINC1500-MR210UB modules have been labeled with its own FCC ID number, and if the FCC ID is not visible when the module is installed inside another device, then the outside of the finished product into which the module is installed must display a label referring to the enclosed module. This exterior label can use wording as follows:

For the ATWINC1500-MR210PB:

Contains Transmitter Module FCC ID: 2ADHKATWINC1500 or
Contains FCC ID: 2ADHKATWINC1500
This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation

For the ATWINC1510-MR210PB:

Contains Transmitter Module FCC ID: 2ADHKATWINC1510 or
Contains FCC ID: 2ADHKATWINC1510
This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation

For the ATWINC1500-MR210UB:

Contains Transmitter Module FCC ID: 2ADHKATWINC1500U or

Contains FCC ID: 2ADHKATWINC1500U

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation

A user's manual for the finished product should include the following statement:

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy, and if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna
- Increase the separation between the equipment and receiver
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected
- Consult the dealer or an experienced radio/TV technician for help

Additional information on labeling and user information requirements for Part 15 devices can be found in KDB Publication 784748, which is available at the FCC Office of Engineering and Technology (OET) Laboratory Division Knowledge Database (KDB) <https://apps.fcc.gov/oetcf/kdb/index.cfm>

15.1.2 RF Exposure

All transmitters regulated by FCC must comply with RF exposure requirements. KDB 447498 General RF Exposure Guidance provides guidance in determining whether proposed or existing transmitting facilities, operations or devices comply with limits for human exposure to Radio Frequency (RF) fields adopted by the Federal Communications Commission (FCC).

From the FCC Grant: Output power listed is conducted. This transmitter is restricted for use with the specific antenna(s) tested in this application for Certification.

In the end product, the antenna(s) used with this transmitter must be installed to provide a separation distance of at least 6.5 cm from all persons and must not be co-located or operation in conjunction with any other antenna or transmitter. User and installers must be provided with antenna installation instructions and transmitter operating conditions for satisfying the RF exposure compliance.

15.1.3 Approved Antenna Types

To maintain modular approval in the United States, only the antenna types that have been tested shall be used. It is permissible to use different antenna provided the same antenna type and antenna gain (equal to or less than) is used. An antenna type comprises antennas having similar in-band and out-of-band radiation patterns.

Testing the ATWINC1500-MR210UB module was performed with the antenna types listed in [Table 12-1](#).

15.1.4 Helpful Web Sites

Federal Communications Commission (FCC): <http://www.fcc.gov>

FCC Office of Engineering and Technology (OET) Laboratory Division Knowledge Database (KDB)
<https://apps.fcc.gov/oetcf/kdb/index.cfm>

15.2 Canada

The ATWINC1500-MR210PB, ATWINC1510-MR210PB, and ATWINC1500-MR210UB modules have been certified for use in Canada under Innovation, Science, and Economic Development (ISED, formerly Industry Canada) Radio Standards Procedure (RSP) RSP-100, Radio Standards Specification (RSS) RSS-Gen and RSS-247. Modular approval permits the installation of a module in a host device without the need to recertify the device.

15.2.1 Labeling and User Information Requirements

Labeling Requirements (from RSP-100 - Issue 10, Section 3): The host device shall be properly labeled to identify the module within the host device.

Modular Devices (from RSP-100 - Issue 10, Section 7): The Industry Canada certification label of a module shall be clearly visible at all times when installed in the host device, otherwise the host device must be labeled to display the Industry Canada certification number of the module, preceded by the words "Contains transmitter module", or the word "Contains", or similar wording expressing the same meaning, as follows:

For the ATWINC1500-MR210PB:

Contains transmitter module IC: 20266-WINC1500PB

For the ATWINC1510-MR210PB:

Contains transmitter module IC: 20266-ATWINC1510

For the ATWINC1500-MR210UB module:

Contains transmitter module IC: 20266-WINC1500UB

User Manual Notice for License-Exempt Radio Apparatus (from Section 8.4 RSS-Gen, Issue 4, November 2014): User manuals for license-exempt radio apparatus shall contain the following or equivalent notice in a conspicuous location in the user manual or alternatively on the device or both:

This device complies with Industry Canada license exempt RSS standard(s). Operation is subject to the following two conditions:

- (1) This device may not cause interference, and**
- (2) This device must accept any interference, including interference that may cause undesired operation of the device.**

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- (1) l'appareil ne doit pas produire de brouillage, et**
- (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.**

Transmitter Antenna (From Section 8.3 RSS-GEN, Issue 4, November 2014): User manuals, for transmitters shall display the following notice in a conspicuous location:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication.

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante.

The above notice may be affixed to the device instead of displayed in the user manual.

User manuals for transmitters equipped with detachable antennas shall also contain the following notice in a conspicuous location:

This radio transmitter (identify the device by certification number, or model number if Category II) has been approved by Industry Canada to operate with the antenna types listed below with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante.

Immediately following the above notice, the manufacturer shall provide a list of all antenna types approved for use with the transmitter, indicating the maximum permissible antenna gain (in dBi) and required impedance for each.

15.2.2 RF Exposure

All transmitters regulated by IC must comply with RF exposure requirements listed in RSS-102 - Radio Frequency (RF) Exposure Compliance of Radio communication Apparatus (All Frequency Bands).

This transmitter is restricted for use with a specific antenna tested in this application for certification, and must not be co-located or operating in conjunction with any other antenna or transmitters within a host device, except in accordance with Canada multi-transmitter product procedures.

The installation of the transmitter must ensure that the antenna has a separation distance of at least 6.5 cm from all persons or compliance must be demonstrated according to the IC SAR procedures.

15.2.3 Helpful Web Sites

Industry Canada: <http://www.ic.gc.ca/>

15.3 Europe

The ATWINC1500-MR210PB / ATWINC1510-MR210PB module is an R&TTE Directive assessed radio module that is CE marked and has been manufactured and tested with the intention of being integrated into a final product.

The ATWINC1500-MR210PB / ATWINC1510-MR210PB module has been tested to R&TTE Directive 1999/5/EC Essential Requirements for Health and Safety (Article (3.1(a)), Electromagnetic Compatibility (EMC) (Article 3.1(b)), and Radio (Article 3.2) and are summarized in [Table 15-1](#). A Notified Body Opinion is pending. The R&TTE Compliance Association provides guidance on modular devices in the document *“Technical Guidance Note 01”* which is available for download from the following location: The Radio Equipment Directive Compliance Association (REDCA): <http://www.redca.eu>.

To maintain conformance to the testing listed in [Table 15-1](#): European Compliance Testing, the module shall be installed in accordance with the installation instructions in this data sheet and shall not be modified. When integrating a radio module into a completed product the integrator becomes the manufacturer of the final product and is therefore responsible for demonstrating compliance of the final product with the essential requirements of the R&TTE Directive.

15.3.1 LABELING AND USER REQUIREMENTS

The label on the final product which contains the ATWINC1500-MR210PB, ATWINC1510-MR210PB module must follow CE marking requirements. The R&TTE Compliance Association **Technical Guidance Note 01** provides guidance on final product CE marking.

15.3.2 ANTENNA REQUIREMENTS

From R&TTE Compliance Association document Technical Guidance Note 01:

Provided the integrator installing an assessed radio module with an integral or specific antenna and installed in conformance with the radio module manufacturer's installation instructions requires no further evaluation under Article 3.2 of the R&TTE Directive and does not require further involvement of an R&TTE Directive Notified Body for the final product. [Section 2.2.4]

The European Compliance Testing listed (refer following Table) were performed using the integral PCB antenna.

Table 15-1. EUROPEAN COMPLIANCE TESTING (ATWINC1500-MR210PB and ATWINC1510-MR210PB)

Certification	Standards	Article	Laboratory	Report Number
Safety	EN60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013	[3.1(a)]		10059657 001
Health	EN62311:2008			50068130 002
EMC	EN301489-1 V1.9.2	[3.1(b)]	TUV Rheinland, Taiwan	10058459 002
	EN301489-17 V2.2.1			
Radio	EN300328 V1.9.1	(3.2)		50068130 002
-	CE	-		-

15.3.3 Helpful Web Sites

A document that can be used as a starting point in understanding the use of Short Range Devices (SRD) in Europe is the European Radio Communications Committee (ERC) Recommendation 70-03 E, which can be downloaded from the European Radio Communications Office (ERO) at: <http://www.ero.dk/>.

Additional helpful web sites are:

- Radio Equipment Directive (2014/53/EU): :
https://ec.europa.eu/growth/single-market/european-standards/harmonised-standards/rtte_de
- European Conference of Postal and Telecommunications Administrations (CEPT):
<http://www.cept.org>
- European Telecommunications Standards Institute (ETSI):
<http://www.etsi.org>
- European Radio Communications Office (ERO):
<http://www.ero.dk>
- The Radio Equipment Directive Compliance Association (REDCA) (Previously known as R&TTE Compliance Association):
<http://www.redca.eu>

16. Reference Documentation and Support

16.1 Reference Documents

The following table provides the set of collateral documents to ease integration and device ramp.

Table 16-1. Reference Documents

Title	Content
ATWINC1500 MU Device Datasheet	Datasheet for the ATWINC1500 SmartConnect Wi-Fi component.
Platform Getting Started Guide	How to use package: Out-of-the-Box starting guide, HW limitations, and notes, SW Quick start guidelines.
Firmware Application Note	Details the download procedures of firmware, root certificate, gain table values etc.
Software Design Guide	Integration guide with a clear description of High-level Arch, an overview on how to write a networking application, list all APIs, parameters, and structures. Features of the device, SPI/handshake protocol between device and host MCU, with flow/sequence/state diagram, timing.
Software Programming Guide	Details the flow chart and how to use each API to implement all generic use cases (for example, start AP, start STA, provisioning, UDP, TCP, HTTP, TLS, p2p, errors management, connection/transfer recovery mechanism/state diagram) - usage and sample application note.

Note: A Design Files Package is available under NDA. For more details, contact your Microchip sales representative.

For a complete listing of development-support tools and documentation, visit www.microchip.com, or refer to the customer support section on options to the nearest Microchip field representative.

17. Datasheet Revision History

Note: The datasheet revision is independent of the die revision (Revision bit in the Device Identification register of the Device Service Unit, DSU.DID.REVISION) and the device variant (last letter of the ordering number).

17.1 Rev.A - 02/2017

Section	Changes
Document	<ul style="list-style-type: none"> Change of document style. Change the name to incorporate all the ATWINC15x0-MR210xB module family. New Microchip document number. Previous version was Atmel document 42502 rev. B.
Product Description	<ul style="list-style-type: none"> Added description information indicating that the document content is relevant to all WINC1500 Module models unless noted. Changed SSL references to TLS. Removed WAPI security. Removed UART as host interface. Editorial updates.
Product Features	<ul style="list-style-type: none"> Removed WAPI security. Removed UART and I²C as host interfaces. Removed Bluetooth coexistence interface. Replaced SSL with TLS. Added 26 MHz crystal. Removed: (4KB flash – less than 1KB RAM).
Order Information and Module Marking	<ul style="list-style-type: none"> Revised Ordering table. Revised Marking information. Figure.
Block Diagram	<ul style="list-style-type: none"> Revised Block Diagram figure.
Pin Description	<ul style="list-style-type: none"> Revised Pin Description drawing. Editorial updates.
Electrical Specifications	<ul style="list-style-type: none"> Revised VDDIO maximum voltage in table 4.1 and added max temperatures. Revised table 4-2 to include Recommended operating temperature.
CPU and Memory Subsystems	<ul style="list-style-type: none"> Editorial update.

Section	Changes
WLAN Subsystem RADIO	<ul style="list-style-type: none"> Added text regarding performance derating at cold temperature. Features table revisions and changes: <ul style="list-style-type: none"> Corrected the package height Revised Storage temperature Added performance test conditions to the performance tables. Revised the Receive performance in table 6-2. Revised the 802.11b mode Transmit performance numbers in table 6-3. Revised Transmit performance Footnotes. Changed max frequency to 2.472GHz. Editorial updates.
External Interfaces	<ul style="list-style-type: none"> Revised SPI timing information in table 7-3. Removed Bluetooth Coexistence section. Removed SDIO. Editorial updates.
Power Consumption	<ul style="list-style-type: none"> Added Module Reset section for reset duration. Editorial updates.
ATWINC15x0-MR210PB Placement and Routing Guidelines	<ul style="list-style-type: none"> Added text for antenna types used in test and an associated table. Revised Co-Ax connector type.
Schematic Design Information	<ul style="list-style-type: none"> Removed SDIO schematic. Editorial updates.
Module Drawings	<ul style="list-style-type: none"> Updated module drawing figures and figure titles. Added section with footprint drawing.
Design Considerations	<ul style="list-style-type: none"> Added sections for Module design and assembly considerations, and module PCB placement.
Reflow Profile Information	<ul style="list-style-type: none"> Revised reflow profile picture to be clearer. Editorial updates.
Certification Notices	<ul style="list-style-type: none"> Added section for Agency Certification notices.

Section	Changes
Agency Regulatory Approvals	<ul style="list-style-type: none"> Added back Agency Approval section. Revised content of certifications.
Reference Documents	<ul style="list-style-type: none"> Moved Design File Package to a separate paragraph below the table to remove web availability aspect and to contact sales.

17.2 Rev B - 02/2016

Document	<ul style="list-style-type: none"> Updated copyright date to 2016. Updated footers.
Module Outline Drawing	<ul style="list-style-type: none"> Revised Module outline drawings to show Ground pad to be soldered. Pulled out Footprint drawing as this is covered in the Module drawing.
WLAN Subsystem Radio	<ul style="list-style-type: none"> Revised Transmit Performance Table 6-3.
Power Consumption	<ul style="list-style-type: none"> Revised current table references in Table 8-1.
Schematic Design Information	<ul style="list-style-type: none"> Updated Schematics Section 11 text and figures Figure 11-1 and Figure 11-2.
Reflow Profile Information	<ul style="list-style-type: none"> Revised section 12 Reflow Profile Information.
Reference Documents	<ul style="list-style-type: none"> Updated Document Reference table to include the ATWINC1500-MU datasheet.

17.3 Rev A - 07/2015

Document	Updated due to changes in the ATWINC1500 from Rev A to Rev B.
Description	<ul style="list-style-type: none"> Updated model revisions to rev B. Corrected Package dimensions.
Features	<ul style="list-style-type: none"> Added Hardware Accelerator content to features list.
Pinout Information	<ul style="list-style-type: none"> Updated reference schematic. New pin list adds GPIO's 3,4,5 and 6.
CPU and Memory Subsystems	<ul style="list-style-type: none"> Increased Memory from 182KB to 160KB.

External Interfaces	<ul style="list-style-type: none">Improved and corrected description of Coexistence interface.Editorial updates.
Power Consumption	<ul style="list-style-type: none">Updated power numbers and description, added high-power and low-power modes.
WLAN Subsystem Radio	<ul style="list-style-type: none">Updated Performance numbers.

The Microchip Web Site

Microchip provides online support via our web site at <http://www.microchip.com/>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <http://www.microchip.com/>. Under "Design Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

Related Links

[Worldwide Sales and Service](http://www.microchip.com)

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. **MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE.**

Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscent Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-1403-2

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

**Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com	Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104 China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889 China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116 China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431 China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393 China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760 China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118 China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256	China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130 China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123 India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632 India - Pune Tel: 91-20-3019-1500 Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310 Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771 Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302 Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859 Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068 Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-67-3636 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-7288-4388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820